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COHERENT INDUCTIVE COMMUNICATIONS 
LINK FOR BIOMEDICAL APPLICATIONS 
STATEMENT OF GOVERNMENTAL INTEREST 
The invention herein described was made in the per- 
formance of work under NASA Contract No. NDPR 
S-63983B and is subject to the provisions of Section 305 
of the National Aeronautics and Space Act of 1958 (72 
Stat. 435; 42 U.S.C. 2457). 
BACKGROUND OF THE INVENTION 
This invention relates generally to a means and 
method for communicating with a programmable bio- 
logically implanted medication system and more specifi- 
cally to a means and method for establishing a coherent 
inductive communications link with a programmable 
biologically implanted medication system for transmit- 
ting commands to the implanted medication system and 
for receiving telemetry data from the implanted medica- 
tion system. 
An example of such a programmable implantable 
medication system is disclosed in U.S. Pat. No. 
4,373,527 issued Feb. 15, 1983. 
In the field of biologically implanted devices such as 
cardiac pacers and medication infusion pumps, effi- 
ciency and accuracy are the paramount concerns. As 
can be appreciated, an inaccurately programmed or 
controlled cardiac Dacer could mean death to the Da- 
2 
contents of the meal. This is necessary so that the insulin 
dispensing device dispenses insulin at a rate and profile 
closely matching a healthy pancreas. Because of the 
large number of reprogrammings it is necessary that the 
5 reprogramming procedure is accomplished with little 
or no power drain to the power supply in the implanted 
device. 
As can be appreciated, the success of an implanted 
device with respect to their life sustaining purpose and 
10 their life threatening potential is highly dependent upon 
the ability to establish a reliable, accurate and verifiable 
15 
20 
25 
tient. Likewise some medications being infused by *an 30 
implanted infusion pump would be lethal if overdosed 
and would be ineffective if underdosed. The devices 
must also be efficient to prevent power failure and to 
preclude having to replace power supplies in the im- 
planted device after short periods of time. In the field of 35 
implantable devices there has been an increased utiliza- 
tion of digital circuitry due to the advances made in 
digital technology. The advantages of digital circuitry 
correlate to the requirements of an implanted device, 
Le., efficiency and accuracy of control. Initially cardiac 40 
pacers were simple analog devices which had perfor- 
mance reliability. With improvements in digital tech- 
niques and developing techniques for fabricating com- 
pact, low power digital circuitry, digital implanted 
devices, such as cardiac pacers, have become more 45 
popular. In addition, the development of much im- 
proved batteries has also encouraged the use of digital 
control techniques in implanted devices. 
In nearly all of the devices that are implanted in the 
human body it is either absolutely necessary or highly 50 
desirable to have the ability to reprogram the operating 
parameters and to monitor the performance of the de- 
vice, both historically and contemporaneously. To add 
flexibility to the use of implanted devices and to free the 
patient from restrictive close ties to a medical center, it 55 
is desirable that the implanted device be reprogramma- 
ble by the patient as well as the doctor and that the 
implanted device be reprogrammable by the doctor 
from a remote location. Because of the reprogrammabil- 
ity by the patient, the desirability and the necessity of 60 
having an historical record of the operation of the im- 
planted device is increased. 
The nature of some implanted devices is such that it 
is desirable to reprogram the operating characteristics 
very often. For example, with an insulin dispensing 65 
implanted device it may be necessary that the patient 
reprogram the implanted device after each meal or 
snack with data reflecting the size of the meal and the 
communications link to and from the implanted device. 
The communications system must have the ability to 
rapidly establish reliable communications, communicate 
accurate command data and reprogramming data, ver- 
ify the receipt of the communicated data by the im- 
planted device and to communicate historical opera- 
tional data from the implanted device. Because of the 
precision necessary in the administration of insulin, 
drugs, chemotherapeutic agents, etc., to the human, the 
communications link must be highly resistant or imper- 
vious to external extraneous noise. To decrease the 
probability of failure of the implanted device, which 
would require surgery to replace it, a system with as 
much complexity as possible residing in the external 
device must be provided. The implanted device must 
have the ability to accurately discriminate between 
command data and programming data. The system must 
have a method to confirm communications link integ- 
rity, verify transmitted data and advise of the opera- 
tional status of the implanted device. 
The prior art discloses various means and methods 
for communicating with an implanted device. The prior 
art also identifies a number of problems associated with 
reliably communicating control data to an implanted 
device. However, none of the known prior art provides 
all of the above-stated requirements for a reliable, accu- 
rate, verifiable communications link. In a number of the 
prior art systems, a programming signal must be con- 
verted by the implanted device into a proper logic form 
for control of the implanted device. In these devices it 
must be assumed, i.e., there is no direct verification, that 
the signal was accurately received by the implanted 
device. Another problem in a number of prior art de- 
vices is that accessing the implanted device is con- 
ducted independently of transmitting the control data. 
Absent means of verification, the result is that there is 
no control over ensuring accurate data input after ac- 
cess has been accomplished even though the implanted 
device may be reliably isolated from being repro- 
grammed by external, extraneous signals or interference 
in the communications link. Interference can cause ei- 
ther improper control data input or cause the implanted 
device to improperly decode the control data. 
The U.S. Pat. No. 4,126,139 to Walters et al., entitled 
“Method and Means for Receiving Parameter Control 
Data in an Implantable Heart Pacer”, discloses a heart 
pacer employing a digital parameter controlling circuit 
which is controlled by data received from an external 
source with the data in the form of magnetic pulses of a 
width corresponding to the desired logic state of the 
parameter controlling signal. The transmitted signal 
contains both parameter data for controlling selected 
pacer parameter operation and access data which is 
processed by the implanted pacer for determining 
whether the parameter data is accepted for control 
purposes. To attempt to ensure proper receipt of the 
4,561,443 
3 4 
parameter data it is intermixed with access data and permitted to vary the contents of any parameter in the 
certain selected bits of the resulting binary word are implanted device. Verification is accomplished by 
compared within the implanted device after receipt transmitting the contents of any one of the memories 
with other selected bits of the binary word or with bits out of the imp!anted device to the external device. 
stored within the implanted device. However, all of the 5 The U.S. Pat. No. 4,223,679 to Schulman et al., enti- 
verification and comparison takes place within the im- tled “Telemetry Means for Tissue Stimulator System,” 
planted device. discloses a telemetry system for use in a living tissue 
The U.S. Pat. No. 4,142,533 to Brownlee et al., enti- stimulator system in which an externally located oscilla- 
tled “Monitoring System for Cardiac Pacers” discloses tor is controlled by impedance changes in an impedance 
a system for telemetering and monitoring the function- 10 reflecting circuit located in an implantable tissue stimu- 
ing of an implanted pacemaker as well as controlling the lator. The impedance reflecting circuit is either an LC 
testing of the functions from a remotely located facility. or LR circuit providing either frequency modulation or 
The implanted pacemaker contains a telemetry system amplitude modulation of the signal generated by the 
comprising transmitting circuitry, including an FM external oscillator. The externally located oscillator 
monitoring oscillator, and associated control circuitry 15 drives an LC circuit in which the inductor is positioned 
which is actuated to initiate se!ected tests. The transmit- in a magnetically coupled relationship to an inductor in 
ting functions as well as the monitoring functions are the implanted impedance reflecting circuit. A signal to 
powered by the power supply of the implanted device. be telemetered modulates an output frequency of a 
Historical operating data is not provided. voltage controlled oscillator located in the implanted 
The U.S. Pat. No. 4,237,895 to Johnson, entitled 20 device. This frequency modulated output of the voltage 
“Control Signal Transmitter and Monitor for Implanted controlled oscillator drives an FET switch which alters 
Pacer”, discloses a system for encoding and transmit- the impedance of the impedance reflecting circuit 
ting commands to effect modifications in the operating thereby modulating the output of the externally located 
characteristics of an implanted pacer. Means for detect- oscillator. 
ing and displaying monitored pacer operation is also 25 A series of prior art patents commonly owned by 
disclosed. An oscillator outputs a carrier signal which is Medtronic, Inc. of Minneapolis, MN disclose a commu- 
modulated to exhibit a fixed number of signal pulses nications link to an implanted cardiac pacemaker. The 
with the width of the pulses modulated to exhibita first 
(longer) duration and a second (shorter) duration. A 
receiver in the external device detects signals outputted 
by the implanted device representing pacer operating 
characteristics. The implanted pacer has receiving 
means, detection means and data processing circuitry 
for receiving, assimilating and storing coded signals and 
a transmitting system responsive to received signals. 
The pacer transmits a modulated signal representing the 
operation of the pacer. A flip-flop and counter system 
detects the interval between the transmitted pulses. 
The U.S. Pat. No. 4,026,305 to Brownlee et al., enti- 
tled “Low Current Telemetry System for Cardiac Pac- 
ers,” discloses a system for telemetering the perfor- 
mance of an implanted cardiac pacer incorporating a 
low power, low voltage, frequency-voltage sensitive 
pulse generator which supplies a pulse-interval- 
modulated telemetry output. The telemetry system em- 
bodies a telemetry pulse generator which is sensitive to 
input voltage. The nominal carrier center frequency of 
the pulse generator is pulse-interval modulated by the 
voltage of the power cell of the implanted device. Fur- 
ther modulation of the carrier indicative of other pa- 
rameters i s  accomplished by other voltage inputs. 
The U.S. Pat. No. 4,232,679 to Schulman, entitled 
“Programmable Human Tissue Stimulator” discloses an 
externally programmable implanted tissue stimulator 
with provision within the implanted device for verify- 
ing and screening control parameter words which are 
transmitted from an external controller. Readout of the 
stimulating signals and the tissue response thereto is 
provided for. The implanted device includes a plurality 
of memories in which are stored different parameters 
including all parameters necessary to control the char- 
acteristics of the stimulating pulses provided by the 
implanted device. The implanted device includes re- 
ceiving and decoding circuitry designed to receive digi- 
communications method comprises a programming 
head with a permanent magnet therein to cause a mag- 
30 netically actuated reed switch within the implanted 
device to close. The closure of the reed switch in the 
implanted device enables the implanted device to ac- 
cept signals from the external device which consist of rf 
pulse bursts which are separated by either a long or 
35 short time period representing one or the other binary 
digit. The implanted device performs various functions 
upon the detected signal including a parity check, an 
access code check and determining if the proper num- 
ber of signals were transmitted within a given time. The 
40 implanted device can then signal the acceptance of a 
programming signal or reset the program acceptance 
circuit if extraneous signals are detected as program- 
ming signals. This series of patents are U.S. Pat. No. 
4,236,522 “AsynchronousA3emand Mode Programma- 
45 ble Digital Cardiac Pacemaker,” No. 4,236,524 “Pro- 
gram Testing Apparatus”, No. 4,241,736 “Reset Means 
for Programmable Digital Cardiac Pacemaker”, No. 
4,250,884 “Apparatus for and Method of Programming 
the Minimum Energy Threshold for Pacing Pulses to be 
50 Applied to a Patient’s Heart”, No. 4,250,883 “Digital 
Cardiac Pacemaker with Refractory, Reversion and 
Sense Reset Means” and No. 4,257,423 “Medical De- 
vice.” 
It is therefore a first object of the present invention to 
55 provide a two-way coherent inductive communications 
link between a biologically implanted programmable 
medical device and an external device. 
It is a second object of the present invention to pro- 
vide a two-way coherent inductive communications 
60 link between a biologically implanted programmable 
medical device and an external device that is reliable 
and accurate. 
It is a third object of the present invention to provide 
a two-way coherent inductive communications link 
tal signals in the form of multibit parameter words %f 65 between a- biologically implanted programmable medi- 
unique formats and decode them. Special decoding cal device and an external device that is reliable and 
criteria in the implanted device are employed to ensure accurate with reprogramming data immediately verifi- 
that only parameter words not affected by noise are able. 
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It is a fourth object of the present invention to pro- 
vide a two-way coherent inductive communications 
link between a biologically implanted programmable 
medical device and an external device wherein com- 
mand and programming data can be transmitted to the 5 
biologically implanted programmable medical device. 
It is a fifth object of the present invention to provide 
a two-way coherent inductive communications link 
between a biologically implanted programmable medi- 
cal device and an external device wherein status and 10 
stored data can be transmitted to the external device. 
It is a sixth object of the present invention to provide 
a two-way coherent inductive communications link 
between a biologically implanted programmable medi- 
cal device and an external device wherein the trans- 
ceiver in the implanted device is powered by the induc- 
tive field powered by the external device. 
Other objects, advantages and novel features of the 
present invention will become apparent from the fol- 
lowing detailed description of the invention when con- 
sidered in conjunction with the accompanying draw- 
ings. 
SUMMARY OF THE INVENTION 
The above-listed objects of the present invention are 
accomplished by a two-way coherent inductive com- 
munications link between an external transceiver and an 
internal transceiver located in a biologically implanted 
programmable medical device. Digitally formatted 
command data and programming data are transmitted 
to the implanted medical device by frequency shift 
keying the inductive communications link. The internal 
transceiver is powered by the inductive field established 
between the internal and external transceivers. Digitally 
formatted status and stored data are transmitted to the 
external transceiver by the internal transceiver ampli- 
tude modulating the inductive communications link 
using frequency shift keying. Immediate verification of 
the establishment of a reliable communications link is 
provided by determining the existence of frequency 
lock and bit phase lock between internal and external 
transceivers. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The above-enumerated objects and novel features of 
the present invention will more fully appear from the 
following detailed description when read in conjunc- 
tion with the accompanying drawings. It is to be under- 
stood that the drawings are for the purpose of illustra- 
tion only and are not intended as a definition of the 
limits of the invention. 
FIG. 1 illustrates a complete programmable implant- 
able medication system (PIMS) of which the coherent 
inductive communications link of the present invention 
may form a part. 
FIG. 2 is a simplified block diagram of the inductive 
coupled data link. 
FIG. 3 is a block diagram of the MPU transceiver. 
FIG. 4 is an illustration of the interface between the 
443 
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FIG. 7 illustrates the relationship of FIGS. 7A-7E. 
FIG. 7A is a schematic view of the MPU logic and 
FIG. 7B is a schematic view of the mode control and 
FIG. 7C is a schematic view of the MPU logic with 
FIG. 7D is a schematic view of the MPU logic fre- 
FIG. 7E is a schematic view of the MPU bit lock 
FIG. 8 is a timing diagram for coherent detection as 
interface circuits. 
command format generators. 
R/I key generator. 
quency lock circuit. 
circuit and R/I command Tm sync circuits. 
1 
utilized in the present invention. 
FIG. 9 is a block diagram of the IPIP Transceiver. 
FIG. 10 illustrates the relationship of FIGS. 10A and 
10B. 
FIG. 10A is a breadboard schematic of the IPIP 
transceiver power conditioner and discriminators. 
FIG. 10B is a breadboard schematic of the IPIP con- 
20 trol logic, subcarrier generator and telemetry format 
FIG. 11 is a timing diagram of a typical microproces- 
FIG. 12 is a timing diagram of the run/idle format. 
FIG. 13 is a timing diagram of the stop telemetry 
FIG. 14 is a timing diagram of the MPU 3.75 mSec 
FIG. 15 is a timing diagram of the run/idle command 
5 
generator. 
sor data command. 
25 
command timing. 
generator timing. 
30 sequence from the MPU. 
35 
40 
45 
50 
55 
external transceiver and the digital portions of the exter- 60 
nal device. 
FIG. 5 is a schematic of the MPU oscillator circuits. 
FIG. 6 illustrates the relationship of FIGS. 6A and 
FIG. 6A is a schematic diagram of the MPU control 65 
FIG. 6B is a schematic diagram of the MPU receiver 
6B. 
logic and synchronous detector. 
and coil driver. 
FIG. 16 is a timing diagram of the received run/idle 
FIG. 17 is a timing diagram illustrating typical data to 
FIG. 18A is a timing diagram of the MPU frequency 
FIG. 18B is a timing diagram illustrating the MPU 
FIG. 19 is a timing diagram of the MPU frequency 
FIG. 20 is a timing diagram of the MPU bit lock 
FIG. 21 is a timing diagram of the IPIP receive tim- 
FIG. 22 is a block diagram of the PPU transceiver. 
FIG. 23 illustrates the relationship of FIGS. 
FIG. 23A is a schematic view of the PPU crystal 
FIG. 23B is a schematic view of the PPU digital 
FIG. 23C is a schematic view of the PPU transcriver 
signals at the IPIP. 
the IPIP microprocessor. 
sync timing 
frequency sync sequence. 
lock detection. 
timing. 
ing. 
23A-23C. 
controlled oscillators and associated circuitry. 
logic. 
analog circuits. 
DESCRIPTION OF THE PRFERRED 
EMBODIMENT 
Referring now to the drawings, a description of the 
preferred embodiment will now be presented. To assist 
in the understanding of the present invention a discus- 
sion of the overall concept embodied in the complete 
system will first be presented. Referring to FIG. 1, the 
programmable implantable medication system (PIMS) 
10 comprises generally two associated systems, a pa- 
tient’s system 12 and a remote control system called the 
medication programming system (MPS) 14. The pa- 
tient’s system comprises an implantable programmable 
infusion pump (IPIP) 16, a modem 18 with an associated 
communications head 20 and a patient’s programming 
7 
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unit (PPU) 22. The modem 18 with associated commu- of less than 1 mV peak to peak which is superimposed 
nications head 20 allows communication with IPIP 16 on the carrier which typically is 24 v peak to peak. 
from a remote location. The PPU 22 allows the patient Another special feature utilized by the PIMS commu- 
to communicate with IPIP 16 at any time or any place nications link is that IPIP 16 always starts communica- 
as PPU 22 is a portable unit. The medication program- 5 tion in a “Run/ldle Telemetry Mode” when the exter- 
ming system 14 comprises a medication programming nal carrier is sensed by circuitry in IPIP 16. IPIP 16 
unit (MPU) 24 with an attached communications head alternately transmits its status “Run or idle7-, then lis- 
26 for direct communication with IPIP 16, a modem 28 tens for a command from the external unit to go into 
for remote communications with modem 18 and a paper normal communications mode. The Run/Idle Teleme- 
Printer 30. The PIMS 10 Provides an implantable reser- 10 try function provides verification that a proper commu- 
voir and Pump with microProcessor control of Pump nications link has been established prior to the external 
timing and a digital record of past operations. unit sending commands to IPIP 16 and provides a check 
The digital communications system, the subject of the of the IPIP 16 status. A further special feature is a 
present invention, provides communications capability “Run/Idle” command that switches 1p1p 16 to the Idle 
between the IpIp 16 and external units 22, 20 Or 26 at 15 mode for power reduction, for example, when the 1p1p 
200 bits per second. Communication capability is pro- 16 is in storage prior to implant or if the patient,s pre- 
vided in three ways. A complete data readout and pre- 
scription change is provided by MPU 24 and 
scription is stopped for Some period, and also to reset 
the IPIP 16 microprocessor if a software program error 
communications head 26 at a medical facility. This re- is suspected. This command is very Secure for safety 
quires the patient to be present. A remote communica- 20 and 32 bits in a special The idle 
munications head 20 for patients who need monitoring tionally, the bit length is selected to be shorter than 
The bit length selected for this purpose is 3.75 mSec per their residence. These two communications capabilities utilize the electronics of MPU 24. The third communi- 25 bit. The 66Run/Idle,, command allows communications 
cations capability is provided by PPU 22, a portable unit pro- carried by the patient, which provides the patient with gramming since the command “Run,, may be sent re- the ability to immediately adjust selected parameters in peatedly. Each “Run” or “Idle” Command accepted by IPIP 16, for example, an insulin infusion rate adjustment IPIP 16 switches the IPIP transceiver into the “Run/I- at mealtime or during exercise. Basically, the system 30 
transceivers use the magnetic field from a 9 turn 3 inch dle 
diameter coil in the external transceiver to establish a and data for MPU may be input 
communications link with the biologically implanted from a desk top microcomputer under the control of a 
IpIp 16. ne inductive link passes data at 200 bits per doctor, nurse or other medical person. The microcom- 
tions is provided by modems 18, 28 and ‘Om- command is sent at a faster rate than noma1 data. Ad&- 
and prescription Or parameter modification at other data so it is transparent to the microprocessor. 
to be conducted without affecting 
Mode.” 
second in either (not both simultaneously) direction. 35 puter fCX”nats the instructions in 
Binary data to IPIP 16 Sets various operational parame- 
ters such as time of pump operations and maximum 
allowable dose. It is noted that PPU 22 may be limited 
in allowable parameter changes to prevent a patient 
from either accidentally or purposely causing IPIP 16 40 and past operations from data transmitted by IPrp 16. 
to overdose. It is further noted that IpIp 16 may also Referring now to FIG. 2, there is presented a simpli- 
have built-in limits to prevent accidental fied block diagram of the inductively coupled data link 
of an overdose by any external communications unit. comprising an external transceiver 32 and the IPIP 
~i~~~~ data from the implant provides of transceiver 34. The external transceiver 32 comprises a 
the control parameters and a history of recent opera- 45 first crystal oscillator 36 and a second crystal oscillator 
tions of 1p1p 16. Data transmission to 1p1p 16 38 both with outputs to a switching means 40 controlled 
frequency shift keying (FSK) with a first frequency by digital control electronics 42. First Crystal OSCilkitOr 
representing a binary “1” and a second frequency repre- 36 also has an Output to digital Control electronics 42. It 
senting a binary “u’. The frequencies of the preferred is noted that although the preferred embodiment calls 
embodiment are 51.2 kHz for the first frequency and 50 for crystal oscillators any Source of Precise frequency 
48.0 l&fz for the second frequency. A bit mark is pro- generation could be substituted therefor. Digital control 
vided at the start of each new bit value. The bit mark of electronics 42 COntrOk the Operation Of switching 
binary 
words. The microcomputer presents data received from 
The system also comprises paper printer 30 which Pro- 
vides a permanent record of programming instructions 
IPIP 16 on a CRT in graphical or alphanumeric form. 
the preferred embodiment is a 625 microsecond period 
of no transmitter output. Bit length is selected to be 5 
mSec. Precision frequency and timing is provided by 
miniature quartz tuning fork resonators in COS-MOS 
linear oscillators, one at each transmitting frequency. 
Timing is derived from the 51.2 kHz oscillator. The 
return data path from IPIP 16 uses two subcarrier fre- 
quencies, a first frequency representing a binary “1” and 
a second frequency representing a binary “0”. The sub- 
carrier appears as a low level AM on the coil carrier 
waveform. It is generated by shorting out the IPIP 16 
coil which changes the reflected impedance to the 
MPU 24 drive coil. This technique minimizes power 
and complexity requirements in IPIP 16. However, this 
imposes filtering and limiting requirements at the exter- 
nal driver since the subcarrier must be detected at levels 
means 40. The output of switching means 40 is input 
into power driver 44 which drives coil 46. Receiver 48 
55 is connected to a lead of coil 46. Power driver 44 also 
has an input from digital control electronics 42. Re- 
ceiver 48 outputs the 200 bits per second data, which is 
transmitted from IPIP transceiver 34 to another portion 
(not shown) of MPU 24 (FIG. 1). The 200 bits per 
60 second data is also input to digital control electronics 
42. Receiver 48 also has an input and an output to digital 
control electronics 42. Digital control electronics 42 has 
an output to power driver 44 and output flags 50 to 
other portions (not shown) of MPU 24 (FIG. 1). Digital 
65 control electronics 42 is input with control lines 52 and 
is input with 200 bits per second data from another 
portion (not shown) of MPU 24 (FIG. 1) which is to be 
transmitted to IPIP transceiver 34. 
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IPIP transceiver 34 is separated from external trans- transistor base and an inductor in the PNP emitter. The 
ceiver 32 by being implanted beneath the skin repre- purpose of the shaping is to minimize distortion of the 
sented at 54. The complete IPIP 16 system is encased in coil 46 waveform and to lower the power dissipation of 
a body fluid impervious container such as a 3AL-2.5Va the PNP power transistor. Details of the transceiver 
Titanium case 56. The IPIP transceiver 34 comprises a 5 driver will be discussed in conjunction with FIG. 5. 
coil 58 (note that coil 58 is within case 56) with one lead During the period when external transceiver 32 is to 
to ground and the other lead connected to one terminal receive data from the implanted IPIP transceiver 34 
of switching means 60, to digital discriminator 62 and to (FIG. 2) a “Rec/CMD’ command 88 causes switching 
power conditioner and enable 64. Power conditioner means 90 to mute the output of the 48.0 kHz crystal 
and enable 64 has an input from a 3.6 V battery (not 10 oscillator 38 by shorting the drive line to ground. This 
shown) and a clock request output 66 and an output 68 prevents oscillator crosstalk from generating a phantom 
to timing and control 70 and digital discriminator 62. 3.2 kHz (51.2-48.0 kHz=3.2 kHz) in the receiver out- 
Timing and control 70 controls switching means 72 and put. The crystal oscillators 36, 38 are shielded from 
switching means 60. Switching means 72 is switchable each other to further minimize the generation of oscilla- 
between three terminals comprising 1.6 kHz and 3.2 15 tor crosstalk. As also can be appreciated, the drive 
kHz outputs from timing and control 70 and a modula- signal and power supply at the PNP power transistor 
tion off control terminal 74. Timing and control 70 and must be very clean to maintain receiver sensitivity at the 
digital discriminator 62 each have a precise frequency four inch range (external transceiver coil 46 separated 
input 76 from a precise frequency generator (not from implanted transceiver coil 58 (FIG. 2) by four 
shown) in another portion of IPIP 16 (FIG. 1). Timing 20 inches). Data from IPIP transceiver 34 (FIG. 2) (to be 
and control 70 has control lines 78 input thereto and a discussed in detail below) is transmitted by shorting out 
data input of 200 bits per second which is to be transmit- the IPIP coil 58 (FIG. 2) for 50% of the desired subcar- 
ted to external transceiver 32 from a microprocessor rier period, either 1.6 or 3.2 kHz. Shorted IPIP coil 58 
(not shown) located in another portion of IPIP 16 (FIG. (FIG. 2) reflects a changed impedance to external trans- 
1). Digital discriminator 62 outputs 200 bits per second 25 ceiver coil 46 which changes its tuning and loading, 
data to a microprocessor (not shown) received from producing a small amount of subcarrier AM on the 
external transceiver 32 and outputs 267 bits per second carrier waveform envelope. The subcarrier AM is de- 
command data to a “Run/Idle” decoder (not shown) tected by a simple diode AM detector 92 by demodulat- 
located in another portion of IPIP 16 (FIG. 1). ing the subcarrier envelope. The diode 92 conducts at 
Referring now to FIG. 3 there is presented a more 30 the negative peak voltage (note from discussion above 
detailed block diagram of the external transceiver of that the driver PNP power transistor is only on during 
MPU 24 (FIG. 1). A description of the external trans- part of the positive excursion). The detected subcarrier 
ceiver embodied in PPU 22 will be presented below. varies from a fraction of a millivolt peak to peak at 
Note that circuitry for frequency generation, driving extreme range to several hundred times that level. The 
the communication coil and receiving is completely 35 output of AM detector 92 is input to a receiver section 
enclosed in an electrostatic shielded enclosure repre- comprising an 11 kHz low pass filter 94 and then to a 
sented by dashed outline at 80. Enclosure 80 is pene- preamp and limiter 96 which provides filtering, amplifi- 
trated only by filtered lines and coaxial cable 82 leading cation and limiting to provide a squared-up waveform 
to coil 46. It is herein noted that the description of the for the following components. All amplifier stages are 
preferred embodiment describes specific components, 40 differential “long tail pairs” and have no saturation or 
however, it is emphasized that the specificity of the storage problems. The output of preamp and limiter 96 
description is for illustrative purposes only. It is to be is input to zero cross detector 98 which comprises a 
appreciated that substitution of other specific parts for comparator which provides a squarewave with good 
these specified herein may be accomplished by one of risetime for digital circuitry. The output of zero cross 
ordinary skill in the art without detracting from the 45 detector 98 is a replica of the original subcarrier gener- 
inventive concept embodied herein and that the scope ated in IPIP 16 (FIG. l), delayed in time by filtering and 
of the invention is embodied in the appended claims. subject to some time jitter due to receiver and external 
Coil 46 is a three inch diameter, 9 turn (#24 solid cop- noise. The output of zero cross detector 98 passes 
per) communications coil and is connected to the elec- through shielded enclosure 80, via an RFI filter (not 
tronics within shielded enclosure 80 by coaxial cable 82 50 shown) to frequency lock circuit 100 where it is used to 
which is a six foot length of RG-178. Mylar tuning phase lock a coherent reference frequency divided 
capacitor, represented by 84, are mounted at coil 46. down from 51.2 kHz generated by crystal oscillator 36. 
Coil 46 is encased in an electrostatic shield of copper The coherent reference frequency utilized in the pre- 
sheet (not shown) to reduce the coil susceptability to ferred embodiment is 1.6 kHz and in the preferred em- 
interference. The current through coil 46, which is 55 bodiment can only be varied 19.5 microSec (one 51.2 
approximately 1.5 amperes at either 51.2 or 48.0 kHz, kHz period) per cycle so that up to 10 milliseconds will 
establishes a magnetic induction field of sufficient en- be required for initial lock. The slow adjustment gives 
ergy to power the titanium enclosed IPIP transceiver 34 the 1.6 kHz reference frequency and the 3.2 kHz fre- 
(FIG. 2) out to a separation of about four inches. A quency also used as a coherent reference frequency 
PNP power transistor (FIG. 4 to be discussed below) 60 (which is obtained from the divider stage prior to ob- 
within coil driver 86 pulses coil 46 during part of the taining the 1.6 kHz) “flywheel” characteristics so that 
positive voltage excursion. Coil Q of coil 46 is low short noise bursts cannot cause major timing errors and 
enough to pass both the 51.2 and 48.0 kHz frequencies, coherent detection can be used. The coherent 1.6 kHz 
however, the coil is tuned to 50.0 kHz to slightly favor and 3.2 kHz frequencies are output from frequency lock 
the 51.2 kHz in order to insure maximum advantage 65 circuit 100 and each input into separate synchronous 
during the receive mode (to be discussed below). The detectors 102, 104 where they are mixed with the out- 
drive current through coil 46 is shaped by an RC time put from preamp and limiter 96. The synchronous de- 
constant coupling the square wave to the PNP power tectors 102, 104 drive an integrator 106 which is con- 
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nected across the two inputs to comparator 108. The mand is previously selected by the level at input pin 24 
integration capacitor is reset following the strobe at 3.75 after which R/I Execute pin 44 going HI starts the logic 
mSec after start of bit. It charges up from zero for 3.75 looking for a Bit Lock HI to LO transition. These occur 
mSec of each bit at which time a “decision” is made by every 320 milliseconds when IPIP is sending R/I telem- 
strobing the comparator output. The strobe and reset 5 etry. If Bit Lock remains LO for 640 milliseconds the 
timing is provided by bit lock circuit 110 which time IPIP is not in telemetry mode and the command is trans- 
locks on the instant the subcarrier (either 1.6 kHz or 3.2 mitted assuming IPIP is in normal receive condition. A 
kHz) frequency changes. This synchronous detection RudIdle command sequence consists of 128 bits at 3.75 
provides good rejection of motor and switch spike millisecond per bit with every bit time starting with a 
noise, also the resulting broadband signal to noise ratio 10 625 microsecond Bit Mark. One additional Bit Mark is 
is significantly better than that available using the basic added at the end of the command when the output 
5 kHz wide input filter circuit. Bit lock circuit 110 also returns to continuous 51.2 kHz so that the entire se- 
provides a “Bit Lock” flag which signifies that the quence is transparent to the implanted IPIP micro- 
external transceiver 32 has achieved both frequency processor. The completion of a successful command is 
lock and bit lock and thus that the data has a high proba- 15 acknowledged by the IPIP going into or back into the 
bility of being correct. The “Bit Lock” flag is also used R/I telemetry mode and verifying the command mode, 
to cause an LED on the communications head 20 or 26 Run or Idle. Command through IPIP telemetry is possi- 
(FIG. 1) to glow providing immediate confirmation of ble when initiated at the beginning of the 160 millisec- 
an established communications link. Flag telemetry ond read portion of the TM cycle because the IPIP 
detector 112 determines the mode (Run or Idle) of the 20 command decoder clamps the IPIP transceiver in re- 
IPIP when the communications link is initiated and ceive after it receives the first 16 bits of a proper com- 
after any Run/Idle command by verifying that bit lock mand sequence (about 60 milliseconds after initiation of 
occurs with a constant subcarrier frequency for greater the command). Thus, the entire 480 millisecond com- 
than 80 mSec. This situation corresponds to a Flag mand will be accepted as long as the first 60 millisec- 
(Run/Idle) TM readout only when the IPIP is in Flag 25 onds occur during the 160 millisecond TM read inter- 
TM mode (to be discussed in detail below). Flag TM val. The TM Off command is a 480 millisecond interval 
mode occurs automatically when a communications during which the carrier frequency is set to 48.0 kHz 
link is established (by moving an energized coil close and bit marks are generated every 3.75 milliseconds. 
enough to the implanted coil or when the carrier is Again, one extra bit mark is inserted after switching the 
turned ON if the coil is already in place or when a 30 carrier back to 51.2 kHz at the end of the command to 
Run/Idle command is accepted by IPIP). Flag TM is keep the operation transparent to the IPIP microproces- 
turned OFF by the transceiver as instructed by the sor. This technique works because the IPIP micro- 
external control computer after which neither Run/Idle processor channel discriminator requires 3.906 millisec- 
Flag nor the Flag Valid bit (which confirms the 80 onds to detect a new bit and the Bit Marks keep reset- 
mSec of constant signal) is meaningful. The MPU trans- 35 ting it every 3.75 milliseconds. The IPIP command 
ceiver 32 always initiates communications in its receive channel discriminator counts for 2.578 milliseconds 
mode which allows it to verify the establishment of a only. The Bit Marks are generated by switching 134 to 
reliable communications link from the Bit Lock and ground for 625 microseconds at the beginning of each 
Flag Valid flags when the IPIP transceiver comes on in 3.75 millisecond bit period. No time synchronization is 
Run/Idle telemetry mode. The 48 kHz oscillator 38 is 40 necessary to insure TM stop, the 480 millisecond dura- 
muted and coil drive selector 130 is continuously con- tion will blanket at least one 160 millisecond receive 
nected to its 51.2 kHz drive. Once the link is confirmed interval at the IPIP, stopping TM. TM Stop may be 
the user has two options; one, to stop the R/I telemetry initiated with the Rec/Cmd control pin 27 in either the 
or 2, to send a R/I command and change the IPIP HI or LO state. 
status. Stopping the R/I telemetry puts the implanted 45 Normal data communications with the IPIP micro- 
IPIP transceiver under control of the implant micro- processor is achieved after verifying the communica- 
processor and allows data transfer from IPIP and trans- tions link integrity (monitoring the Bit Mark), IPIP 
mission of instructions to its RAM. status (Run or Idle) from the TM data, and stopping 
The MPU transceiver 32 goes to transmit mode under TM. All control for the MPU transceiver is then from 
three conditions. The transmit mode requires the 48 50 its local computer terminal. Data is transmitted to the 
kHz oscillator output enabled and data buffer 128 con- IPIP whenever Rec/Cmd control pin 27 is LO and the 
trol of modulation switch 130. The Rec/Cmd control CMD Data In pin 36 is driven. The FSK output is 
127 enables the data buffer 128 and the 48 kHz oscillator directly controlled by the input data which switches 
38 if any one of the following conditions is true: 130. A Bit Mark is generated internally in the trans- 
1. input Rec/Cmd pin 27 is LO 55 ceiver only when the input data changes, Le., 1 to 0 or 
2. input Rec/Cmd pin 27 is HI and a RunAdle com- 0 to 1. This minimizes the IPIP transceiver power con- 
sumption and improves the noise rejection. Bit length 
3. input Rec/Cmd pin 27 is HI and a Stop TM com- timing of 5.00 milliseconds is provided by the data input 
The R/I command and the Stop TM command are each 60 Normal receive mode in the MPU transceiver occurs 
480 mSec in duration after which time the input when Rec/Cmd control pin 27 goes HI. However, the 
Rec/Cmd pin 27 again controls the transceiver mode. synchronous detection system requires a preamble se- 
R/I  command timing circuit 116 provides special tim- quence from the IPIP modulation to insure frequency 
ing which is required to synchronize the Run/Idle com- and bit lock prior to processing data. Each IPIP data 
mand when the IPIP is in the Run/Idle telemetry mode. 65 readout starts with 10 milliseconds of continuous 1.6 
The command must initiate immediately after the IPIP kHz subcarrier followed by the digital word FF. The 
switches from transmit to receive as monitored by the preamble is needed only at the start of receive from 
R/I  TM Timing Monitor 114. Run or Idle for the com- IPIP after which coherent lock will be maintained in- 
mand is initiated; or 
mand is initiated. signal. 
13 
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definitely as long as a subcarrier is present. Normal data 
communications can be maintained as desired. Data 
Communication utilizes “Handshakes” between the 
implant and external device to achieve 100% verifica- 
tion of any new prescription schedule or mode change 5 
after which an “execute” message is sent. Each time the 
MPU mode is changed to receive the IPIP, the message 
will start with a preamble. No special technique is 
needed when sending data to the IPIP other than main- 
taining the urouer bit timing and inserting Bit Marks 10 
when”data ;al;e changes. f h e  IPIP will i o t  go back 
into TM readout unless a Run/Idle command is sent or 
the inductive link is broken for an extended interval 
(more than a second, typically, depending on the range 
to the implanted device). 
Communications are terminated by removing the 
external coil from the vicinity of the implant or by 
turning OFF the carrier. The IPIP transceiver will go 
back to IDLE mode as soon as its power conditioning 
filter capacitors discharge (to be discussed below). A 
resumption of the carrier, by placing the external device 
near the implant, will initiate a new sequence of events 
starting with IPIP Run/Idle telemetry. 
Referring now to FIG. 4, the interface between the 
transceiver and digital portions of the preferred em- 
bodiment are detailed. It is again emphasized that the 
detailed discussion is for illustrative purposes only and 
that modifications can be made by one of ordinary skill 
in the art without denigrating from the basic inventive 
concept embodied herein. The shielded enclosure 80 
(7259-4300) is an electrostatic shield and connects only 
to the coax shield from the communications coil and the 
incoming ground reference (Pin 61). It is electrically 
insulated from the outer shields and main enclosure to 
prevent current loop crosstalk in the coil driver, coil, 
AM detector and receiver circuits (FIG. 3). Oscillator 
circuits are also individually shielded within shielded 
enclosure 80 to further eliminate crosstalk between the 
oscillator circuits 36,38 (FIG. 3). The coil drive transis- 
tor 136 which may be a 2N4920 and series voltage regu- 
lator 138 which may be an LM 340-12 are bolted to 
shielded enclosure 80 for thermal sinking and are a part 
of the shield 80. The 2N4920 requires a kapton insulator 
and isolated mounting hardware. The voltage regulator, 
LM 340-12, case is at shield ground, therefore no special 
hardware is needed. Interconnections from circuitry 
within shielded enclosure 80 and circuitry external 
thereto are routed through isolation filters in a shielded 
compartment 140. Isolation for the digital signal lines is 
provided by lo00 pf feedthrough capacitors 142 and 
series 510 ohm resistors 144. Power leads are routed 
through compartment 140 through LC isolation filters 
146 having low DC resistance. Ground is direct 
through feedthrough capacitors. The digital board 148 
is a standard Augat wire-wrap board with 122 pins. The 
PNP coil driver 136 output and AM detector 92 (FIG. 
3) input connects to a coax cable 147 by an Omni Spec- 
tra OSM 601-5 plug 149. Cable 147 connects to connec- 
tor 150 which has a floating (shield not grounded) coax 
feedthrough and four pins for other circuitry such as the 
bit lock indicator LED. Connector 150 outputs to the 
communication head, 26 FIG. l., which is a 3” diameter 
potted assembly which includes 9 turn coil 46 (FIG. 3), 
a coil electrostatic shield and the bit lock LED. 
Referring now to FIG. 5, the oscillator circuit of the 
preferred embodiment will now be described. The two 
quartz resonators 151, 152 are miniature tuning forks 
tuned to 48.0 kHz and 51.2 kHz respectively. Their 
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electrical characteristics are similar to the conventional 
quartz crystal. Both oscillators run continuously once 
power is applied to the transceiver. The output of the 
48.0 kHz oscillator is muted, as discussed above, during 
the period that the external transceiver is in the receive 
mode to prevent crosstalk. Muting is achieved without 
stopping the oscillator by removing power from U1-2 
and grounding it. The layout, grounding, shielding and 
power filtering is critical in maintaining a clean 51.2 
kHz outuut during the receive mode. 
Refer& now 70 FIG. 6, a description of the trans- 
ceiver driver of the preferred embodiment will now be 
presented. U1 shown at 154 is a CD 40109 level transla- 
tor to translate the reference oscillator signals, modula- 
15 tion signal and carrier inhibit lines from a 5 V logic level 
to the 12 V coil driver bus. The CD 40109 has the fol- 
lowing 12 V logic outputs: 
Pin 4-51.2 kHz; 
Pin 11-Data for Modulation; 
Pin 548.0 kHz (Grounded during receive); and 
Pin 13-Carrier Inhibit. 
The data line at U1-11 selects either the 51.2 or 48.0 
kHz for coil drive by enabling either U2-3 or U2-4. The 
chosen frequency drives U2-12 whose output is gated 
25 by the control line, “Carrier Inhibit.” The output at 
U2-11 drives five parallel sections of U3, shown at 155. 
The outputs of U3 are AC coupled to the base of the 
2N4920 PNP coil driver 136 (FIG. 4) via connector 
E-18. The conduction time of the coil driver is deter- 
30 mined by the specific power transistor selected and the 
C5-R1 time constant, shown at 156, 157 respectively. 
The inductor L1, shown at 158, is inserted in series with 
the PNP emitter, via connector E-17, to minimize dis- 
tortion and power dissipation in the power transistor. 
35 The transistor is biased to conduct for about half the 
positive voltage swing of coil voltage. The operating 
point is trimmed so that the current drain varies no 
more than about 50 mA from the nominal 150 mA. This 
adjustment is not critical and the current will normally 
40 vary between the two carrier frequencies. The nine turn 
three inch diameter communications coil 46 in the exter- 
nal transceiver has an inductance of about 12.4 micro- 
henries and a Q of approximately 10. It is connected by 
6 feet of RG178 coax and is driven for only part of its 
45 positive voltage swing and is easily modulated by re- 
mote inductive coupled loads. The modulation caused 
by remote reactance changes is greatest when there is 
no drive current through coil 46 (FIG. 3)$ i.e., during 
the negative swings. Amplitude modulation on the 51.2 
50 kHz carrier (the 48.0 kHz carrier is muted during the 
receive mode) is detected by diode 160 at the peak 
negative voltage. The following LC lowpass filter cir- 
cuit, shown at 94 reduces the carrier component prior 
to driving the three stage amplifier 96. Three stage 
55 amplifier 96 is designed to provide hard limiting over 
the entire communication range. Signal degradation at 
extreme range is observed as jitter in the zero cross 
times and slow risetimes. The limiting provided by 
amplifier 96 gives immunity from both external electri- 
60 cal noise and low frequency mechanical AM caused by 
coil movement (both external coil and implanted coil) 
caused by patient movement such as breathing, etc. The 
components of amplifier 96 have well matched transis- 
tors and a balance pot 162 which trims out residual 
65 offset DC. Balancing is accomplished by placing an 
IPIP at maximum range and adjusting balance pot 162 
for best symmetry of the subcarrier as observed at either 
point 164 or 166. Low frequency rolloff is achieved by 
20 
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coupling capacitor 167 and the network driving points to the comparator 178 at the beginning of the next bit 
168, 169. Since both points 168, 169 have identical D C  time. Switch USA, at 182.5 opens at the start of the next 
drive voltages, there is no DC differential output from bit, about 10 microseconds after DATA STROBE goes 
the stage. Point 168 has a 110 microsecond high fre- LO. Coherent detector 184 switches 182 and 183 at 1.6 
quency rolloff and point 169 has a 25 microsecond roll- 5 kHz and 3.2 kHz respectively. The cos-mos switches 
off. Frequencies lower than 1 kHz are attenuated by the act as synchronous rectifiers for the subcarrier produc- 
differential characteristics of the long tail pair and fre- ing the differential voltage shown in FIG. 8 as “(U6-5) 
quencies above 6 kHz are attenuated directly by the to (US-6) FIG. 6 Differential Input.” The flywheel 
input networks. Capacitor 170 provides additional high characteristic of the coherent reference drive frequen- 
frequency rejection to minimize stray coupling from 10 cies maintains proper-coherent phase against pulse noise 
driver PNP 136 (FIG. 4). Noise level referred to the input tending to average such error to zero. It is empha- 
input at pin A of diode 160 is approximately 70 micro- sized that reception at extreme range requires minimal 
volts rms. The differential noise output at points 164, noise from the PNP power transistor 136 (FIG. 4), 
166 is approximately 140 microvolts rms. Gain from carefully routed ground returns and a well muted and 
inductor 171 pin A to pin 11 of U4, indicated at 172, is 15 shielded 48.0 kHz oscillator 38, FIG. 3. This describes 
approximately 30 at 1.6 kHz and approximately 20 at 3.2 the external transceiver receiver section utilized in com- 
kHz. The passband differential gain from diode 160 pin munications leads 20 or 26 (FIG. 1). 
A to U4- at 172,173, is approximately 14. The U4 differ- A much simplified receiver is used for the patient 
ential pair, at 174, 175 has a differential gain of about 35 controlled PPU 22, FIG. 1, which operates using short 
depending on the actual current of the CR6 bias source, 20 data exchanges. Output is derived in the PPU 22 from 
indicated at 176 which is between 1.8 and 2.2 mA. The the total number of zero crossings during the previous 5 
differential input between 174 and 175 must be in excess mSec period and requires no timing or frequency lock 
of 400 millivolts peak to peak to obtain a squarewave to the zero cross subcarrier outputs. Communication 
limited output from the following transistor pair QI and with either the above described MPU receiver or the 
4 2 .  Overall gain from pin A of diode 160 to points 164 25 PPU receiver requires data handshakes for initial ac- 
and 166 is approximately 3000. Operating point for the cess. The short data exchanges of the PPU may be 
receiver is critical and is adjusted by pot 162 for best repeated if not confirmed. In addition, the PPU 22 re- 
output signal symmetry at extreme range. As can be quires no limiting amplifier, the AM detector filter out- 
appreciated, the D C  levels depend on the current put drives a sensitive comparator directly. The PPU 22 
source diodes and thus vary about 10% from unit to 30 will be discussed in more detail below in conjunction 
unit. The entire receiver is D C  coupled with the input with FIGS. 22-23. 
bases set by diode 177 at approximately -6.8 Volts. Referring now to FIG. 9, a more detailed block dia- 
The resistors specified for the receiver section are 1 % gram of the IPIP transceiver 34 is presented. Generally, 
metal film so that temperature coefficient and long term the implanted IPIP transceiver 34 is a digital 200 bits 
drift will be small with resDect to variations caused by 35 Der second communication transceiver that features low 
current source tolerances. ‘The preferred embodiment 
specifies the metal film resistors since a shift in differen- 
tial loading would degrade operations. U6, shown gen- 
erally at 178, is a dual comparater package. Pin 1 output 
of the dual comparater 178, indicated at 179, is the zero 
crossing (OX) detector which provides a continuous 
signal to the transceiver digital section (FIG. 7 to be 
discussed below). It has approximately 10 mV of D C  
hysteresis and 100 mV of transient positive feedback 
with a time constant of 23 microseconds to minimize 
noise sensitivity. The coherent detection system em- 
ployed in the present invention rejects pulse noise 
within one bit time. Pin 7 output of the dual comparater 
178, indicated at 180, senses the filtered output across 
capacitor 181 from the coherent detectors, 182, 183. 
The timing for coherent detection as utilized in the 
present invention is shown in FIG. 8. Coherent frequen- 
cies at 1.6 and 3.2 kHz are phase locked to the subcar- 
rier (OX) at the beginning of each data readout from the 
IPIP (IPIP Data). The differential input to U6 pins 5 
and 6 [(U6-5) to (U6-6)] is the integrated differential 
output from the coherent switching which builds up 
during the first 3.7 mSec of each 5.0 mSec bit time. A bit 
lock circuit 110 (FIG. 3) in the digital electronics sec- 
tion (to be discussed in detail in conjunction with FIG. 
7) is phase locked to the 5 mSec bit interval. It produces 
a signal (DATA STROBE) which goes HI for the last 
1.25 mSec of each bit time. The leading edge strobes the 
state of U6-7, at 180, FIG. 6, into U7-1, FIG. 6. The 
DATA STROBE pulse is delayed about IO microsec- 
onds by the R-23, C-13 network, indicated generally at 
182, FIG. 6, after which switch USA, at 182.5, dis- 
charges capacitor 181 to preset a zero differential input 
standby current (1.5 microamps) and is powered by the 
inductive external field generated by the coil during 
communications. There are two receiver outputs to 
other parts of the IPIP, one to the microprocessor and 
40 a second to a special “Run/Idle” command decoder. 
Transmission to and from the IPIP transceiver is coher- 
ent and requires minimum power from the IPIP battery. 
The communications link to the IPIP utilizes carrier 
frequency shift keying at 48.0 and 51.2 kHz and the 
45 return communications link from the IPIP utilizes fre- 
quency shift keying between AM subcarriers at 1.6 and 
3.2 kHz. The transceiver, including the transmission 
coil, is completely enclosed in a titanium case, shown at 
56 and communications are effected at ranges in excess 
50 of two inches. The power conditioner and enable 64 
contains a capacitive voltage doubler. The inductive 
link drives the doubler which stores its output on a 1 
microfarad capacitor. (A more detailed description will 
be presented below in conjunction with FIG. 10). The 
55 doubler is followed by a voltage regulator that also 
contains the “Enable” sense function. IPIP transceiver 
34 will be powered and enabled whenever the regulated 
voltage is equal to the battery voltage. A 56 kohm resis- 
tor is added to the regulator load during the initiation 
60 period and removed when “Enable” occurs. This in- 
sures the link is producing sufficient energy to power 
the transceiver. Maximum drain from the link is about 
80 microamps at the time of “Enable.” The “Enable” 
condition also sends a “Clock Request” (CR) shown at 
65 66 to the IPIP precision reference 12.8 kHz circuit (not 
shown) which turns on the 12.8 kHz input to the trans- 
ceiver. If the IPIP is in the “IDLE’ condition with the 
clocks turned “OFF,” the CR line 66 will power up the 
17 
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precision clock (which takes about a second to come on modes of operation-Standby, R/I TM, Receive and 
line) after which communication can be effected. Data Transmit. Unless in Standby or R/I TM, the mode is 
is transmitted to the IPIP by shifting the link carrier controlled by the line (Ready to Send NOT). The 
between 48.0 kHz which represents a binary “0” and transceiver goes to the R/I TM mode at every initial 
51.2 kHz which represents a binary “1”. The frequency 5 link “Enable” time and also whenever a successful R/I 
shift keying has a very favorable signal to noise level command has been achieved. R/I telemetry can be 
since the link output must be several volts before the interrupted by a R/I command. This is necessary to 
transceiver is powered. A simple resistor diode limiter allow RESET of the microprocessor in the event of 
removes any AM from the input. Digital discriminators RTS held LO. If the external transceiver initiates an R/I 
62 are utilized to minimize volume since no passive 10 command at the beginning of the R/I  TM “listen” inter- 
elements are needed, to eliminate the need for tailoring val the (Decoder Runs NOT) line goes LO main- 
and to allow operation without restricting the rates of taining receive mode until the command is accepted or 
the internal precision clock to the incoming FSK fre- aborted. The limiter and zero cross detection 218 has an 
quencies. The digital discriminators are simple counters input from coil 58 and an output to digital discriminator 
with gate duration set by the precision clock and a 15 62. 
counter. Bit time is synchronized by a “BIT MARK’ at Referring now to FIG. 10 a schematic of an IPIP 
the initiation of each bit. The “Bit Mark” is 100% AM, transceiver breadboard embodiment 34 is presented for 
Le., carrier turned OFF for about 625 microseconds. illustrative purposes only. The preferred embodiment 
The “BIT MARK” signifies the beginning of a bit inter- has a majority of the digital circuitry incorporated into 
val that may be 5.00 mSec (data to microprocessor) or 20 a single custom logic array. The voltage from the induc- 
3.75 mSec (data to RunAdle command detector). The tive link coil 58 is increased by a capacitive voltage 
use of two different intervals allows the Run/Idle com- doubler, shown generally at 192, then regulated by a 
mand sequence to be transparent to the microprocessor. voltage regulator circuit indicated at 193. Coil 58 is 
This will be explained in specific detail below in con- tuned by a 270 pF capacitor 194 which resonates con- 
junction with FIG. 10. The “BIT MARK” is the most 25 siderably above the carrier frequencies so that it will not 
noise sensitive time during communication. Noise rejec- disturb the characteristics of the reflected impedance at 
tion is enhanced by storing the voltage doubler level for certain ranges which would result in a subcarrier inver- 
carrier ON operation and requiring the bit mark detec- sion during the return communication. The battery 
tor 186 drive to exceed about 0.6 the FSK peak ampli- voltage, indicated as an input at 195 is used as a refer- 
tude prior to initiating the discriminator counters. Com- 30 ence. The regulated line to the transceiver logic will be 
munication timing is illustrated in FIG. 11. The 3.75 close to the battery voltage allowing direct interface of 
mSec Run/Idle bit interval is short enough so that the the logic levels. U1 indicated at 196, is an RCA five 
microprocessor discriminator never reaches its 3.906 transistor array. When no communication link is pres- 
mSec count interval and SDI remains unchanged dur- ent, the V, output 197 is zero. Transistor 198 is diode 
ing RIB communication. Communication from the IPIP 35 connected to the battery voltage 195, pin 7 of transistor 
transceiver to the external unit uses 1.6 and 3.2 kHz 198 is about 0.6 volts below the battery voltage and 
subcarriers impressed on the transmitted signal as very current is always driving pin 4 of transistor 199 through 
low level AM. Switch 60 across coil 58 illustrates the the 2.2 Megohm resistor (the 1.5 microamp constant 
modulation technique. A low impedance load, such as a battery drain). During standby mode, pin 5 of transistor 
VFET, shorts out coil 58 changing its reflected loading. 40 199 stays at ground due to its 1.5 microamp base drive 
As discussed above, this results in AM modulation of and also the zero volt V,. This maintains the “CR’ 
the carrier at the external generator which is detected output 200 at zero volts and all the switches of U3,201, 
by a conventional diode detector, amplified, filtered and at their standby level. JFET 202 is turned ON since it is 
limited to produce clean FSK at 1.6 and 3.2 kHz. The not reverse biased but has no voltage to drive V,. Tran- 
IPIP switch 60 is a VFET with very high input impe- 45 sistor 203 and transistors 204 and 205 are all OFF. An 
dance and no power is required from either the battery external 51.2 kHz magnetic field causes a voltage rise at 
or regulator circuit for modulation. A 1 microfarad the drain of 202, which is an N channel JFET, which 
capacitor in the power conditioner and enable 64 carries causes the 1 microfarad capacitor 206 to charge. Tran- 
the transceiver load (less than 20 microamps during sistor 202 remains ON further charging capacitor 206 
transmit) during the modulation periods. The modula- 50 and raising the voltage Vc197 at the emitter of transistor 
tion is coherent in that the two subcarrier frequencies 203. When the voltage V,, 197, reaches the battery 
are obtained from a ripple counter in coherent subcar- voltage 195 transistor 203 conducts causing the control 
rier generator 188 and bit switching always occurs on a loop to turn ON and back biasing the gate of 202 until 
negative transition. This allows coherent detection in voltage V, 197 is stabilized at the battery voltage 195. 
the external unit. 55 The 56 kohm resistor 207 has been drawing current as 
Data from the microprocessor is on the Serial Data the regulator circuit 193 voltage Vc comes up to the 
Output (SDO) line and time synchronized in the trans- battery voltage. The first 3 or 4 microamperes through 
ceiver. Run/Idle telemetry, generated by R / I  TM Gen- 203 drives the base of transistor 208 causing pin 1 of 208 
erator 189, is a special format used to transmit one bit of to saturate turning transistor 199 OFF and allowing the 
information (Run or Idle) and occurs immediately after 60 network comprising the 56 kohm resistor 207 and 100 
initiating the link to allow verification (the subcarriers Kohm resistor 209 to charge up to V, as the 0.1 micro- 
are detected in the external transceiver) and status farad capacitor 210 voltage level rises. This removes 
check. The Run/Idle Telemetry Format is shown in about a 60 microamp load from the regulator circuit 193 
FIG. 12. The IPIP transceiver alternately transmits and and causes the “Enable”-“Clock Request” (CR) line 
listens every 160 mSec during R/I TM. Continuous 48.0 65 200 to go HI. A 15 mSec time constant (Resistor 209 
kHz duringel is ten interval shuts R/I TM OFF after and capacitor 210) driving the Schmitt trigger circuit, 
which the RTS signal (Ready to Send NOT) controls indicated at 211 and the hysteresis effect of removing 
the mode 190. The IPIP transceiver has four basic the 56 kohm resistor 207 load provides noise rejection at 
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maximum range. It also assures turn ON in the “Run/I- 
dle TM” mode. Transistor 202 also provides circuit 
protection, i.e., Idss is about 200 microamps, in addition 
to being a series regulator for the normal maximum 80 
microamp loads. The U3B switch, shown at 212, 5 
grounds the Run/Idle Bits (RIB) output when in 
Data Input to IPIP (SDI) line to the battery voltage. In 
addition, U3A switch, shown at 214, grounds the modu- 
lation VFET 215 to prevent it from draining any input 10 
energy. Input lines drive the U4 noninverting buffer 216 U8(SD1) 3.906 2oo lg7 192 + 8 , - 5  
(FIG. 10B) which has no input Protect diodes to its U ~ ( R I B )  2.578 132 counts 124 counts 128 counts +4,-4 
power line and can standoff the input signal HI when 
unpowered. The U23 CA 3046 circuit 217 contains the 
FM Limiter 218 (FIGS. 9 and 10A) and Bit Mark De- 15 
tector 186 (FIG. 9) circuits. The signal from coil 58 is 
tion, the upper value set by the two 1N4745 protection 
zeners, shown at 218. Transistor 219 and its phantom As discussed above, there are four IPIP transceiver 
substrate diode 220 (FIG. 10A) provide hard limiting at 20 modes; Receive and 
f 0 . 6  V against the 200K drive resistor 221. The clipped Transmit. The Standby mode is defined as V, being less 
signal couples through a 560 pF capacitor 222 to the than the battery voltage and the “Clock Request” (CR) 
amplifier input o f a  ~ ~ 4 6 0  ripple counter 2 u .  Ripple line low. When a communications link is established 
counter 2 3  counts incoming frequency any time its there will be a delay between V, regulation and “En- 
Reset line is low. The AM Bit Mark is detected by 25 able’’ and “Clock Request” to insure start up in the 
transistors 224, 225 & 227. Transistor 225 biases transis- Run/Idle Telemetry mode by setting the appropriate 
tor 224 at a base voltage corresponding to a collector binaries. The Run/Idle mode is controlled by pin 13, 
current proportionai to about 0.66 the carrier peak volt- flip-flop U17, shown at 234, (FIG. lOB), which takes 
age. Any coil input voltage greater than 0.66 the peak precedence over (Ready to send NOT) which is 
value causes pin 14 of 227 to saturate and U6 pin 3, 30 the microprocessor control of Receivenransmit. The 
shown at 228, to go HI. This tracking of input voltage U17-13 is set by U21-10, at 235, during the startup 
level improves noise immunity during the BIT Mark interval. U17-13 is also set by a clock from the “RIA” 
interval. A Bit Mark interval starts by turning transistor line if a Run/Idle command is completed during normal 
227 OFF and thus setting pin 3 at 228 Lo. When in receive operation, automatically shifting the transceiver 
receive mode (assumed in this discussion) the u7, 35 to the R/I TM mode. U-17-13 drives switch u 1 9 ~ ,  
shown at 229, Q outputs Will go L o  as the clock Pulses shown at 236 and switch U19C, shown at 237. U19 is 
and the u10, shown at 230, timer counter Reset goes shown at 238. U19C HI connects U19A (control input 
When the carrier is turned back ON after the Bit for the output modulation frequency select switch) to 
Mark Interval, the outputs of U7,229, go HI, the delay the U14-3 R/I TM transmit format generator 239. U19C 
to U7-13 being between 78 and 160 microseconds. The 40 LO ~ 1 9 ~  to binary ~ 1 7 - 1 ,  shown at 240, 
Ull-12 reset is accomplished during the 39 microsec- which synchronizes the m~croprocessor output data to 
HI. This short interval minimizes the bias shift at the synchronized switching between 3.2 kHz and 1.6 kHz 
U11-11 input which occurs when the amplifier is gated when the bit values change. This synchronization is 
the Bit Mark interval are not harmful since U10 is main- from the Same u12 ripple counter 241 that produces the tained Reset and no clocks are produced. Both U10 and two subcarrier frequencies. U19B HI connects the A Ul1 resets terminate at the same time on an inverted 
12.8 kHz clock transition so that the first count into U10 Of u189 at 242y to the 320 mSec square Wave Out 
occurs 39 microseconds later with all following counts 50 Of counter 241* U18A is the Receive/Transmit 
at 78 microsecond intervals. The ulo timer 230 and the control, the transceiver goes to transmit mode if HI or 
shown at 231, and u 9  shown at 232. Discriminator 231 shown at 243, define a switch which grounds the gate of 
produces SDI bits at U8-12. Discriminator 232 pro- the FET modulation switch 215 during receive and 
duces RIB bits at U9-12. The count interval for discrim- 55  connects it to the U19A modulation select switch 244 
inator 231 is determined by the ]eve] output of U6-4 during transmit. The Control h e  U19-15, at 236 causes 
(LO), shown at 233, and a following clock output from continuous Reset of the receiver counters 230,223 dur- 
U10-11. The count interval for discriminator 232 is set ing transmit, as discussed above, and clamps the dis- 
by U10-4 HI followed by a ~ 1 0 - 1 2  HI for a criminator 229, 231, 232 binaries to their standby states 
clock. The time detected by either of those events 60 during the transmit mode. The transceiver switches 
strobes the D input of the following flip-flop as shown back and forth between receive and transmit every 160 
in TABLE I. It is to be noted that when bit marks occur mSecs during R/I TM mode as controlled by U12-1. 
every 3.75 mSec the U8 binaries never strobe and ig- See FIG. 12 which illustrates the timing diagram for 
nore the higher speed FSK. To maintain this transpar- U18-14. Transmit begins when U12-1 goes HI and al- 
ency at the end of the high speed R/I  command se- 65 ways starts with a 45 mSec preamble as shown in FIG. 
quence, the frequency must return to 51.2 kHz and one 12. This is to allow the external coherent FSK detector 
additional Bit Mark be transmitted. SDI is held at the to lock on. The sequence is generated by U14, at 239, 
“1” level (51.2 kHz) except during SDI data transfer and U13 at 245. The latch implemented by the two U15 
which begins on its transition to a “0”. The UlO and 
U11 ripple counters 230,233 draw significant current 
when running during receive, especially U11 which 
counts the carrier frequency. 
TABLE I 
standby. The U3C switch, shown at 213, sets the Serial CHARACTERISTICS OF IPIP 
DIGITAL DISCRIMINATORS 
count Decision 
time 51.2 kHz 48.0 kHz Count Margin 
msec 
msec 
Both counters are held reset during the transmit mode 
23 ~ c r o a m p s  
between about 5 and 32 volts peak to peak during opera- reducing the link Power drain to 1 1 microamps from the 
in receive- 
Run/Idle 
Ond between u7-1 and u7-13 Outputs going the transmitter 1.6 kHz subcarrier thereby providing 
OFF by the Reset input. Stray into ull during 45 inherent in R/I TM since the format generator is driven 
U11 counter 223 service two digital discriminators U8, receive mode when Lo. The U18A pins 12, l3 and 14, 
4,56 1,443 
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gates 246, 247 and the U13-4 output drive the U14 
switch as illustrated in table 11. 
TABLE I1 
cations link. The 320 mSec cycle alternates 160 mSec of 
status (Le., Run or Idle) subcarrier with an 160 mSec 
listening period where it listens for a TM turn OFF 
command. This 320 mSec cycle is maintained until the 
5 communications carrier is removed which shuts off the 
0 0 0 I 1.6 kHz , IPIP transceiver, or a Flag TM Stop command is re- 
ceived. FIG. 12 shows the “Run/Idle Telemetry For- 
20  1 0 0 3.2 mat.” U18-14 designates a switching point 243, FIG. 10 
25 1 0 1 1.6 and the time trace indicates the subcarrier present on 
30 1 0 0 3.2 10 the communications coil 58 FIG. 10. Each cycle starts 
with 10 msec of 1.6 kHz to allow the external trans- 35 1 0 1 1.6 40 1 0 0 3.2 
45 I 0 1 1.6 ceiver time to achieve frequency lock, followed by at 
50 1 1 “ R U N  “ R U N  least seven subcarrier frequency changes to insure bit 
- 1 1 “ R U N  “ R U N  lock. The remaining 1 15 msec of the transmit period has 
15 a fixed subcarrier frequency at either 1.6 kHz or 3.2 kHz 160 0 0 I 
Time U14-A U14-B U14-3 Subcarrier 
IO mSec 1 0 0 3.2 
15 1 0 1 1.6 
OFF 
The notation “ R U N  indicates the logic level of the 
“RUN” input signal U4-11, at 216. Between 160 and 360 
mSec the transceiver goes to the receive mode. The 
transceiver remains in R/I  TM mode until the external 
signal stops it by sending 48.0 kHz (the link is always 
initiated with a 51.2 kHz carrier) with a 3.75 mSec Bit 
Mark spacing during the receive portion of the cycle 
and for at least 140 mSec. This removes the reset from 
U16, at 246, allowing it to count the 25 Hz clock output 
from U12 and resetting U17 at a count of four, it is 
noted that the time is offset by 20 mSec as the first count 
occurs at 20 mSec after the start of receive. The trans- 
ceiver will t h e n o  to either receive or transmit mode as 
selected by “RTS”. The R/I TM mode may also be 
interrupted if a R / I  command is initiated during the 
receive portion of the cycle. The “DRY (decoder runs 
NOT) line goes LO if the R/I command Decoder re- 
ceives three correct key bits. U15-1, shown at 247, goes 
HI causing ReseEf U12 until the command sequence 
has completed. “DR’ goes HI at the end of a successful 
command or when a command is aborted allowing the 
R/I/TM mode to resume. Thisprovides a means to 
reset the microprocessor if the “RTS” is held LO pre- 
venting normal receive operation. The IPIP 200 bps 
readout data has 8 cycles of 1.6 kHz or 16 cycles of 3.2 
kHz per bit. These parameters are generated by require- 
ments for the external equipment and different data 
rates and subcarrier parameters could be utilized with 
rates up to 1600 bps easily achieved. As can be appreci- 
ated, the discriminators 231, 232 are closely dependent 
on both the data rate and frequencies involved and must 
be redesigned for different input data rates. At the com- 
pletion of communication, the link is broken either by 
removal of the external coil or the turn OFF of the 
carrier. The transceiver will coast for some time on its 
stored energy then revert to standby, switching the 
“RIB” output to permanent “0” and “SDI” to perma- 
nent “1”. All logic power is removed except for U2 and 
U3 which monitor the U1 link detector 196 and control 
the output switches. The slow discharge of the 1 micro- 
farad filter capacitors allows the “CR’ request to drop 
out and the U3 switches to revert to standby position 
Drior to the outmts reaching forbidden voltage levels. 
indicating “IPIP Runs” or “IPIP is Idle”, respectively. 
The external transceiver locks on to frequency, then bit 
timing during the preamble. It then checks for 79.6 
msec at a fixed subcarrier frequency (Bit Lock HI) at 
20 which time the bit value is strobed to a binary flag and 
25 
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Referring now to FIG. 7 k d  timing diagrams which 60 
will be specified during the following discussion the 
operation of the present invention will be further ex- 
plained. FIG. 7 shows the relationship of FIGS. 7A-7E 
which are schematic diagrams of the MPU external 
transceiver digital board circuitry presented in five 65 
drawings for purposes of clarity. The IPIP implanted 
transceiver always comes ON in the Run/Idle Teleme- 
try mode when first energized by an external communi- 
Bit Valid set HI. The external transceiver timing and 
phase lock circuits will be discussed below. As dis- 
cussed above, a special rate of 3.75 msec per bit is used 
for the Run or Idle commands and the Flag TM OFF 
command which makes such commands independent of 
the IPIP microprocessor discriminator which decodes 
bits approximately 3.906 msec after Bit Mark time. 
These commands are always followed by an extra Bit 
Mark interval and 51.2 kHz output since the IPIP re- 
ceiver digital discriminators begin counting at the end 
of Bit Mark. The IPIP microprocessor discriminator 
(line SDI, FIG. 10) must maintain a “1” output (51.2 
kHz detected) at all times except when communicating 
with the microprocessor. Flag TM OFF, FIG. 7C, is a 
fixed 48.0 kHz coil drive with Bit Marks inserted every 
3.75 msec, lasting 480 msec, see FIG. 13. The duration 
insures that one complete “receive half-cycle” at IPIP is 
stimulated since there is no timing sync for this com- 
mand. The sequence is initiated when control line “Flag 
TM OFF” makes a positive transition. Data line “Com- 
mand Data” FIG. 7B stays LO to insure the 51.2 kHz at 
the end of command. When line “Flag TM OFF” goes 
HI, pin 1 of U23, at 248, FIG. 7C goes HI. U23-2 goes 
LO enabling the U10-10 output, 249, FIG. 7B. U23-13 is 
set HI resetting U22-13, at 250, FIG. 7A which allows 
the U18 and U33 Bit Mark generator, indicated at 251 
and 252, FIG. 7A, to operate. U12-10, at 253, FIG. 7C, 
output goes HI switching U42A and B, at 254, FIG. 7B, 
driving U10-2, at 255, FIG. 7B, from U10-10, at 249, 
and clocking the Bit Mark generator 251, 252 from 
U15-6, 256, FIG. 7B. Referring to FIG. 14 the 3.75 
msec fast bit timing is illustrated. The 3.75 msec fast bit 
time is derived from the 51.2 kHz clock by U3, U4 and 
U5, shown at 257, 258 and 259 FIG. 7A, respectively. 
U4-12 drives U39-10, 260, FIG. 7C, which times 128 
intervals (480 msec). U4-13 positive transition drives Bit 
Mark Generator 251,252 producing a 625 microsecond 
LO level on the Carrier Inhibit line, FIG. 7A, at the 
start of each 3.75 msec period. The 625 microsecond Bit 
Mark interval initiates on each positive transition at the 
clock input of U18,251. U33 Reset goes LO and it times 
out 32 periods of the 51.2 kHz clock for the 625 micro- 
second interval. U33-Q6 going HI resets U18 complet- 
ing the operation. It is to be noted that Flag TM OFF 
may be sent in either Rec or Cmd mode. U22-13, 250, 
FIG. 7A, normally prevents Bit Mark generation dur- 
ing receive by holding U18-10 HI. However, U23-13, 
261, FIG. 7C, resets U22-13, 250, FIG. 7A, during the 
’ 
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Flag TM OFF command. U22-17 also enables UlO-3, main fixed during the command. The sequence does not 
255, FIG. 7B, allowing it to go negative and the Modu- start immediately. “Run/Idle Execute,” FIG. 7B, input 
lation output, FIG. 7C, to go HI switching the carrier sets U31-2, 265, FIG. 7E, LO removing the reset from 
frequency to 48.0 kHz. U19-13, 262, FIG. 7B, is used U31.267, FIG. 7E, and allowing U38,268 FIG. 7E, to 
only for Run/Idle Command and remains LO during 5 count. If the IPIP is producing Flag TM, U30-12,269, 
Flag TM OFF command. U39-8, 260, FIG. 7C, going FIG. 7E, goes LO when Bit Lock is achieved and HI 
HI at 480 msec resets U23-1, 248, setting U10-9, 249, when Bit Lock is lost during the Flag TM receive per- 
FIG. 78, HI, changing Modulation, FIG. 7C, to LO and iod. This switches U13-4,270, FIG. 7E, and U12-3,271, 
the transmitted carrier to 51.2 kHz. Seven and one half FIG. 7E, HI near the beginning of Flag TM receive 
milliseconds later U23-13,263, FIG. 7C, is clocked LO 10 when IPIP can decode the RIB inputs. A proper se- 
returning the logic to normal receive operation. It is quence to IPIP causes the Command Decoder to an- 
noted that this sequence generates two final Bit Marks nounce “Decoder Runs” after the fifth information bit, 
each followed by 51.2 kHz and that one Bit Mark would the DR line locks the IPIP transceiver in receiver mode 
be sufficient. The Flag TM OFF command is asynchro- for the remainder of the command. The initial synchro- 
nous with IPIP signals and is initiated immediately 15 nization insures the first five bits (60 mSec) occur dur- 
when line “CMD FLAG TM O F F ,  FIG. 7C, transi- ing the normal receive interval. When IPIP is not in 
tions HI. The 480 msec duration of 48.0 kHz output Flag TM mode U31-12,267, FIG. 7E, remains HI. U38, 
with fast Bit Marks insures the signal will be present for 268, FIG. 7E, times out 640 msec after the Execute 
at least one TM receive interval at the IPIP. The T M  request (to allow time for sync if available) then drives 
OFF  command is confirmed if the IPIP TM ceases and 20 U12-3, 271, FIG. 7E, positive, starting the command 
no Bit Lock flag is produced over the next 320 msec sequence. The positive excursion of U12-3, 271, FIG. 
interval. The IPIP transceiver also goes to Flag TM 7E, clocks U19-1,271, FIG. 7C, HI and resets U31,265, 
mode immediately following acceptance of a Run/Idle FIG. 7E, after a 2 microsecond delay. U31-2,265, FIG. 
command which is normally followed by a receive 7E, goes HI resetting U31-13, 267, FIG. 7E, and U38, 
period at the extemal transceiver to verify proper com- 25 268, FIG. 7E. U20-1,272, FIG. 7C, is clocked HI on the 
mand acceptance. A Flag TM OFF command would next positive transition of U6-9,273, FIG. 7B. U6,273, 
then follow to resume normal operations, or if no fur- is clocked by the 3.75 msc timing generator, 257, 258, 
ther communciation is required, the carrier may be 259, FIG. 7A. U6-11 and U6-12, 273, FIG. 7B drive 
turned OFF or the communication head removed from U44,274, FIG. 7B, producing the four increment infor- 
the proximity of the IPIP. A Flag TM OFF command 30 mation bit increment while U6-9 alternately selects the 
puts the IPIP transceiver under the control of the IPIP Key or Command Bit by driving U42-C, 254, FIG. 7B. 
microprocessor, which selects send or receive, until the U20-1, 272, FIG. 7C, clocks U19-13, 271, FIG. 7C, 
link is broken or another Run/Idle Command is ac- producing a single Bit Mark. U12-10, 275, FIG. 7C, 
cepted. The IPIP transceiver RIB (Run or Idle Bit) switches U42A and B, 254, FIG. 7B, connecting the Bit 
output, FIG. 7B, uses 3.75 msec duration bits as de- 35 Mark generator, U18-3, 251, FIG. 7B to U15-6, 256, 
scribed above. These bits drive the IPIP Command FIG. 7B, and the Modulation line U10-2,255, FIG. 7C 
Decoder which detects a 32 bit sequence of unique to U10-10, 249, FIG. 7C. U12-10, 12, 11, 275 and 276, 
format to Set or Reset its “RUN” flip-flop. RUN HI FIG. 7C are set HI removing the 48.0 kHz Inhibit. 
corresponds to the IPIP Run state, RUN LO corre- U40-14, 277, FIG. 7C goes LO allowing operation of 
sponds to IDLE wherein clocking is removed from all 40 the pseudo-random sequence generator. U7-2, 278, 
circuits. The Idle state allows IPIP storage at very low FIG. 7A, goes LO, U7-3, 278, goes LO followed by 
current drain and also resets the microprocessor allow- U22-13,250, FIG. 7A, LO allowing operation of the Bit 
ing a restart if a soft error occurs in the program. Mark Generator, U18-3, 251, FIG. 7B. U20-13, 279, 
The IPIP t r a n s e e r  mode (transmit or listen) is FIG. 7C, is clocked HI 30 msec after U20-1,272, FIG. 
controlled by the RTS input, FIG. 10, from the micro- 45 7C, which enables U-10-4, 280, FIG. 7B, allowing the 
processor except when Flag TM is running. The Run/I- U44-3, 274, FIG. 7B, output to drive the Modulation 
dle Command may be sent with IPIP in receive mode or , line. It also sets U44-1, 274, FIG. 7B, HI for proper 
Flag TM mode. FIGS. 15 and 16 show the timing for format and enables U9-11, 281, FIG. 7B allowing 3.75 
the Run or Idle Command. The command is formatted msec pulses to initiate Bit Marks. The U20-12,279, FIG. 
with four 3.75 msec short bits for each information bit. 50 7C, line goes LO enabling the U34 counter, 282, FIG. 
Each information bit is 15 msec in duration, starts with 7C to time out the next 16 pulses from U6-3, 273, FIG. 
3.75 msec LO, follows with two identical information 7B, at which time U-19-4, 271, FIG. 7C is reset. The 
bit levels, and ends with 3.75 msec HI. A Bit Mark total interval of U20-13, 279, FIG. 7C, HI is 480 msec. 
interval is produced between each of the four segments. The clock details are illustrated in FIG. 15. 
Total transmission time is 480 msec. The information 55  The Run/Idle Command function can be summarized 
bits alternate between a pseudo-random key code and as follows. The transceiver sends a Run or Idle Com- 
all identical command bits. The first bit transmitted (an mand having alternating 16 key and 16 command bits. 
odd bit) is a key bit. All even bits are identical (“1” for All 16 command bits are identical, “1” for Run or “0” 
RUN, “0” for IDLE). The odd bits are in the key word for Idle. The key sequence is generated by a pseudoran- 
pattern 0001110110010100. The command is accepted 60 dom 4-bit shift register sequence using Exclusive OR 
(and verified by Flag TM) only after all 32 bits (128 3.75 feedback (U40,277, FIG. 7C). Each of the total 32 bits 
mSec bits) are verified for value and timing. A Run or is formatted into four 3.75 msec periods starting with a 
Idle Command, FIG. 15 and 16, may only be sent when LO, followed by two identical information bits and 
the external transceiver is in the receive mode, Le., ending with 3.75 msec of HI. Bit Marks are transmitted 
“Rec/cmd” line, FIG. 7A, HI. The command is re- 65 at the start of each 3.75 msec interval. Transmission is 
quested when “RUN/IDLE EXECUTE’ line, FIG. synchronized to the beginning of “IPIP receive time” 
7B, goes HI, Run or Idle having previously been set by when IPIP sends Flag TM. Transmission is delayed 
line “Run/Idle CMD BIT”, FIG. 7B, which must re- about 640 msec from the Execute positive transition 
25 
4,5 6 1,443 
26 
when Flag TM is not running. The IPIP Command a subcarrier appears at the OX (Zero Cross) line, FIG. 
Decoder uses the format, timing, key code and repeti- 7E. Each data transmission from the IPIP starts with 10 
tive command bits to perform a secure mode change at msec of 1.6 kHz subcarrier to allow digital phase lock at 
the end of a properly decoded command. The sequence the external transceiver. The phase lock circuit aligns 
takes between 480 and 1120 msec depending on the 5 the coherent 1.6 kHz output with the negative transition 
initial delay. from the OX output. The 1.6 kHz must be present for 
Referring again to the Figures the data transmission the initial lock as the 3.2 kHz subcarrier has two nega- 
to the implanted IPIP microprocessor will now be dis- tive transitions during a 1.6 kHz period and phase lock 
cussed. Binary data for the implanted microprocessor is might have a 180-degree error. The input, FIG. 7E, 
carried over the FSK link using 5.0 msec bits. The Bit 10 is inverted by U16-6, 287, FIG. 7E, then drives U25-9, 
Mark, i.e., 625 microsecond absence of carrier, is gener- 288, FIG. 7 ~ ,  ~ 2 7 - 5 ,  289, FIG. 713, and ~41-7 ,  290, 
ated only when the incoming bit value on line “Com- FIG. 7 ~ .  u25 FIG. 7D is part of the frequency lock 
mand Data” FIG. 7B, changes. The input train on line circuit, U27-5 provides lock detection, U41, 43 etc. are 
“Command Data” is repeated at the IPIP transceiver used to obtain Bit Lock Once initial frequency lock is 
SDI (Serial Data Input to Microprocessor) with a delay 15 obtained. 
of 4.5 msec. FIG. 17 illustrates the command Data Tim- The coherent clocks are generated by U35,291, FIG. 
ing at the external transceiver. FIG. 11 illustrates the 7D, from the ‘‘51.2 kHzW input, FIG. 7A, u35-5 pro- 
timing at the IPIP transceiver. The data transmit mode vides the coherent 1.6 kHz and U35-6 provides the 
U22-13, 250, FIG. 7-4, which removes the reset from 
is set by switching the ‘‘REC/CMD’ line, 
input Lo. u7-39 278, 
TA, coherent 3.2 kHz. The negative transition of U35-5 is 
7A* goes Lo followed by 2o inverted at u11-1l9 292, FIG. 7D, strobing U24-1, 293, 
FIG. 7D, HI and strobing the ox level into u25-13, 
7B’ are Lo a TM OFF Or Run/1d1e proximately 918 microseconds, U24-13, 294, FIG. 7D, 
is strobed HI. If OX is HI when U35-5 drops LO, U30- Command is in progress. These normal Lo’s connect 25 
the “Command Data” input inverted and delayed about 296, FIG. 7D and keeping u35-1 Lo. The next full 10 microseconds. U18-3, 251, FIG. 7A is switched to period (19.5 microseconds) u25-1, 297, FIG. 7D, U15-10, 284, FIG. 7B, which is driven by the Exclusive is strobed HI resetting u24, 293, 294, FIG. ,D. The NOR U-7-11, 285, FIG. 7B, which is an edge detector 30 
capacitor network 286. This triggers the Bit Mark Gen- resistor-capacitor network at 298 then inverted by U16- 
erator 251, 252, FIG. 7A, every time the “Command 8, 299, which resets U25-13, 288, restoring the normal 
Data” input changes value. The advantages of this are ‘lock input to u359 291. One ‘lock pulse has been 
that the transceiver uses no absolute timing, the control 35 skipped and the coherent Outputs by 19.5 mi- 
computer times the 5 . ~  mSec bit internals, and a mini- croseconds. OX LO at the U35-5 transition causes an 
noted that this varies from the discussion above in that 19.5 microseconds. In this situation U13-3,296, FIG. 7E 
Mark every 3.75 msec to prevent interaction with mi- 40 changes the Exclusive OR U8-3,300, from a noninvert- 
croprocessor SDI line. ing to an inverting buffer which occurs about 2 micro- 
The 200 bps microprocessor data transmission is sum- seconds after the clock transition. US-3 changes back to 
marized as follows. “REC/CMD” line, FIG. 7A, is set a noninverter after the next clock period when U25-1, 
hibit, FIG. 7c,  is removed and ‘‘Command Data” line, 45 has two negative transitions during one clock period 
FIG. 7 ~ ,  directly controls the output frequency. The which advances the count by 19.5 microseconds. This is 
Bit Mark generator is enabled and triggered from an shown in FIG. 18. The frequency lock circuit continu- 
edge detector to produce a 625-microsecond “carrier ously dithers back and forth 19.5 microseconds at each 
OFF’ period each time line ‘‘Command Data” changes. Clock period. Once lock is achieved, the worst case 
No bit timing is required in the transceiver, the output 50 error is 19.5 micrO~conds Or about 10 degrees at 1-6 
frequency is switched directly by the ‘‘Command Data’’ ~ H z .  The dither has an average value set by the differ- 
level. Routine operations require the transceiver to ence in absolute frequency between the P I P  12.8 kHz 
alternate between receive and command to accomplish oscillator and the external transceiver 12.8 k& divided 
“hand-shakes” with the implant, confirming data trans- down from the 5 1.2 kHz OSCiktOr. The average error iS 
mission followed by entering the new parameters into 55 small since the oscillators are accurate to better than 
microprocessor RAM. “FLAG TM OFF”, FIG. 7C, 0.05%. Since the 1.6 kHz coherent frequency may be at 
and “RUN/IDLE EXECUTE’, FIG. 7B must remain any phase initially with respect to the received subcar- 
LO during data transmissions. Flag TM OFF would rier, the worst case to achieve lock (phase error 180 
execute normally and interrupt any data being pro- degrees) with the adjustment rate of 19.5 microsecond 
cess&. “Run/Idle Command”, FIG. 7B, will not work 60 per 1.6 kHz period would require 16 periods or 10 milli- 
(lJ7-3, 278, FIG. 7A would go HI inhibiting Bit Marks) sec. Frequency lock is verified prior to establishing Bit 
but will still interrupt data transmission. Lock. The U26 binaries, 301, 302 FIG. 7D, produce 
The receive control circuits will now be discussed in strobes at 45 degrees and 315 degrees of the 1.6 kHz 
conjunction with the Figures. The external transceiver coherent reference frequency which strobe the OX 
digital board, FIG. 7, contains frequency lock circuitry 65 level. U27-2,289, FIG. 7D, represents OX at 45 degrees 
which generates coherent 1.6 and 3.2 kHz clocks for and should be HI, U27-13,303, stores OX at 315 degrees 
coherent detection of the IPIP subcarriers. They must and should also be HI. Both levels must remain HI for 
lock on each time the IPIP goes into transmit mode and 20 msec to remove the reset of the U30-13,269, FIG. 7E 
u18-10, 251, 7A7 
Operation* Switch 
Bit Mark Generator 
Inputs u42-10 and 11, 254, 
288, FIG. 7D. (FIG. 18 is in illustration of the associ- 
ated timing diagrams.) One half clock period later, ap- 
U10-29 255, FIG. 7B to U16-1272839 FIG. 7B, which is 1, 295, FIG. 7E, is HI disabling the clock into u13-2, 
with a 10 microsecond output pulse, set by the resistor- u25-2 Output is about microseconds by the 
mum number of Bit Mark intervals are transmitted. It is 
the Run/Id]e and Flag TM STOP commands send a Bit 
extra clock Pulse and advances the coherent outputs by 
continues to operate normally. u*l2, 294, going Lo 
LO for “CMD” mode at which tirne the 48.0 kHz In- 297, resets U24, 293, 294. The clock to u35, 291, now 
34 
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bit detector. U37-6, 304, FIG. 7E is defined as the Fre- 
quency Lock Flag. The timing is shown in FIG. 19. 
Bit phase lock is required for the coherent detector 
and is provided by the Bit Lock Circuit which will now 
be discussed. Bit phase lock allows integration over 
each bit interval independently of previous data. Bit 
lock is achieved after frequency lock by checking the 
OX line for time of subcarrier frequency change. OX is 
strobed into the U41A, 290, FIG. 7E, four bit shift 
register at 135 degrees of the coherent 1.6 kHz. The 
U41A register output is inverted by U8-11, 305, and 
shifted into the second U41B register 306. The outputs 
of all eight shift register stages are identical only be- 
tween the fourth and fifth shift clocks following a 
change in subcarrier frequency. Bit lock timing is illus- 
trated in FIG. 20. U43,307, FIG. 7E is a complex gate 
network with pin 1 HI only when all eight input lines 
are identical. U28-1, 308, is clocked HI 19.5 microsec- 
onds later, disabling the Ull-3, 309, gate and enabling 
the U14-6 gate 310. Output from the Ull-4 gate 311 is a 
1.6 kHz coherent clock used todrive U36, 312. U36-9 
runs in sync with the bit time, its negative transition 
corresponding to bit change time. Bit lock phase is 
adjusted by checking the U36-9, 312, level during, the 
625 microsecond period that U43-1, 307, FIG. 7E, is 
positive following any subcamer frequency chan- 
ge-on the fourth clock to U41,290,306, FIG. 7E, from 
U28-13, 313 FIG. 7E. U36-9 is inverted by U8-4, 314, 
FIG. 7E and drives the U14-6, 314 FIG. 7E, gate. If 
U36-9,312, remains LO during the period U43-1,307, is 
HI, no clock pulses pass through U14-6,310, and the bit 
clock is retarded 624 microseconds. When U8-4,314, is 
HI during the period U43-1,307, is HI, two clock pulses 
occur, Le., the 3.2 kHz is not gated to U36-1, 312, via 
U14-6,310, and the bit clock is advanced 625 microsec- 
onds. When locked, U8-4, 314, changes 234 microsec- 
onds after U43-1, 307, goes XI gating U14-6, 310, off 
after allowing a single clock transition and no change in 
timing occurs. It is noted that the 19.5 microsecond 
dither associated with the coherent frequencies will 
sometimes dither the bit clock timing 19.5 microseconds 
if the average dither over the period is not zero, how- 
ever, the 19.5 microsecond dither is trivial when com- 
pared to the bit clock 5000 microsecond interval. The 
maximum bit clock error is 2.5 msec. Four of the 625 
microsecond correction increments will obtain bit lock. 
The preamble format at the beginning of every data 
transmission from the IPIP provides 10 msec for fre- 
quency lock, a steady 1.6 kHz subcamer, followed by 
the data word “55” which has ten bit value changes. 
The bit clock produces a strobe at U29-1,315, FIG. 7E, 
positive during the final 1.25 msec of each bit. A Bit 
Lock Flag, FIG. 7B, is used to indicate receiver lock for 
the control computer and to light an LED in the com- 
munications head. The U30-1, 295, FIG. 7E binary is 
reset to “0” by U29-13, 315, FIG. 7E, during the time 
U28-1, 308 is LO. Reset is removed during the U43-1, 
307, HI interval and U30-3, 295, is clocked by the U14- 
6, 310 output. U30-1, 295, will be HI when U28-1, 308 
goes LO only if it receives one single positive transition 
during the U28-1,308, HI interval. U28-2 HI clocks the 
U30-1, 295, output into the Bit Lock Flag binary U30- 
13,269. As a result, U30-13 is clocked LO if either zero 
or two clocks occur during the U28-1, 308, HI time. It 
is noted that U30-13, 269, is reset immediately if the 
Frequency Lock Flag U37-6, 304 FIG. 7E, goes LO. 
The Bit Lock Flag thus indicates (1) frequency lock has 
been achieved for at least the past 20 milliseconds and 
LO 
(2) the last subcarrier frequency change was synchro- 
nized with the bit clock. 
The coherent detected data output is represented at 
“RAW DATA” FIG. 7A and is buffered by U16-4,316, 
5 FIG. 7A and U8-10, 317, then used for the digital Flag 
TM check. US-10, 317 also drives U9-6, 318 which is 
gated by U22-13, 250 to insure a LO output from U2-4 
“Data Out” FIG. 7A, during command and data trans- 
missions. Data at US-10, 317 drives U22-5, 319 and 
10 U7-8, 320. U22-5 acts as a 78 microsecond delay 
clocked by 12.8 kHz from U3-11, 257, making U7-10, 
320 an edge detector with a 78 microsecond output 
pulse. U9-3, 321, FIG. 7A, goes HI resetting U32, 322, 
any time Bit Lock is lost or U7,320, detects a change in 
15 “RAW DATA.” U32-3, 322, goes HI indicating TM 
data is present and valid only after Bit Lock HI and no 
subcamer frequency change for 79.6 msec. The fixed 
bit time of Flag Telemetry transmit from the IPIP is 115 
msec as illustrated in FIG. 12, RUN/IDLE Telemetry 
20 Format. U32-3, 322, going HI strobes U22-1, 319, into 
U21-13,323, the “RUN/IDLE Flag.” It also sets U21-1, 
323, indicating “Flag Valid.” U21,323, remains set until 
a “Carrier Inhibit,” FIG. 7A, is generated by either a 
“Flag TM OFF” command, “Run/Idle” command, or 
25 changing to command mode and sending a “0” bit. 
“Flag Valid” has a high confidence level since it re- 
quires Frequency Lock, Bit Lock and 79.6 msec of 
continuous subcarrier frequency. The external trans- 
ceiver is normally turned ON in receive mode and Flag 
30 Telemetry will start as soon as the IPIP detects the 51.2 
kHz carrier. Bit Lock confirmation by the LED in the 
communications head provides immediate feedback to 
the operator that the communications link is established, 
a 320 msec blink rate of the LED verifies that the IPIP 
35 has come up in FLAG TM mode. 
Referring to FIG. 22, a simplified transceiver used for 
the patient’s programming unit (PPU, 22 FIG. 1) will 
now be described. The transceiver portion of the PPU 
is shown in a block diagram in FIG. 22. The transmitter 
4.0 portion comprises a 48.0 kHz oscillator 324, a 51.2 kHz 
oscillator 325, a switch 326 to select a desired output 
from either oscillator 324 or 325 to drive coil driver 327 
which in turn controls transistor 328 which drives coil 
329. Impedance changes in the inductive field estab- 
45 lished by coil 329 and the IPIP coil causes an amplitude 
modulation of the coil voltage (described above). This 
amplitude modulation is detected by AM detector cir- 
cuitry shown generally at 330. The output from AM 
detector 330 is throughput a bandpass filter 331 to a 
50 zero cross detector 332. The output of zero cross detec- 
tor 332 is input to counter 333 and delay 334. Demodu- 
lator logic 335 receives an input from counter 333 and 
outputs data from IPIP. A divider and timing compo- 
nent 336 provides inputs to delay 334, counter 333, 
55 demodulator logic 335 and coil drive control 327 via 
switch 326. FIGS. 23-23C is a schematic diagram of an 
embodiment of the PPU transceiver. It is emphasized 
that the detailed description is for illustrative purposes 
only and the scope of the invention is to be construed 
60 only in conjunction with the appended claims. The 
inductive field for communication (at 48.0 or 51.2 kHz) 
is generated by the current circulating in coil 329 which 
is tuned by mylar capacitors 337 (about 0.5 microfarad) 
for equal amplitude at both frequencies. Transistor 328 
65 drives the center tap of the coil with a shaped pulse that 
is timed by inductor 329 and the pulse width determined 
by the U2B input network indicated at 338. This results 
in a Class C stage with a good waveform. Power dissi- 
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pation in transistor 328 is minimized by the pulse shap- DC hysteresis is about 1 mV and sets the minimum level 
ing with the voltage across the transistor minimized subcarrier detectable. AC hysteresis starts at 10 mV, 
during current flow. The frequency of coil 329 is se- decaying exponentially with about a 10 microsecond 
lected by UIOA (FIG. 23A) at 339, from the two time constant. 
Schmitt triggers in U3, at 340, that buffer the crystal 5 Communication range in receive is slightly less than 
oscillators 341,342. UlOA is controlled by the input line that for transmit with three inches being typical under 
“Data to IPIP”. UlOC, at 343, is controlled by the input low noise conditions. Subcarrier demodulation is ac- 
“Power Up” and ties U3-15, (FIG. 23B) at 344 to + V  complished by counting the number of zero-crossings 
if that signal is LO. UlOB is controlled by input “Car- from U2-2, at 356, during the previous five milliseconds. 
rier Inhibit” and grounds U10-17 (FIG. 23B), at 344, if 10 This is a continuous measurement requiring no bit time 
that line is HI. A carrier will be present if “Power Up” or synchronization information. Each positive transi- 
is HI and “Carrier Inhibit” is LO. The carrier will be at tion at U2-2 causes U8-1, at 357, FIG. WC to go HI. 
51.2 kHz if “Data to IPIP” is HI, and 48.0 kHz if “Data That count is synchronously strobed into the U9 delay 
to IPIP” is LO. The “Power Up” control is used to shift register 358 (whose input occurs 5 msec later at 
minimize current drain when no communication is re- 15 U9-8) and also causes an immediate UP count in the U4 
quested. When “Power Up” is LO there is no coil drive, Upmown Counter 359. The Upmown counter total is 
power is removed from the dual comparator U2, at 338, dependent only upon its original state and the total 
FIG. 23B, and the 1.6 kHz output to the digital circuitry input counts during the previous five milliseconds. The 
is disabled. For minimum power drain, “Xmit/Rec” is Upmown counter 359 is preset to 10 during transmit. 
held LO to disable the 48.0 kHz oscillator output. The 20 In receive, Upmown counting runs continuously with 
input, “Carrier Inhibit”, is used during data transmission the U2-2 (356, FIG. 23B) output. The two subcarriers 
to IPIP. A “Bit Mark” is generated at the start of each are at 1.6 and 3.2 kHz or 8 and 16 counts per five milli- 
new bit by inhibiting transmission for about 625 micro- second interval respectively. If either subcarrier runs 
seconds. The timing is provided by the microprocessor continuously the following is true: Counter 359 count 
in the digital electronics. The U2B comparator 338 25 for 1.6 kHz continuous equals two, count for 3.2 kHz 
drives transistor 345 as a switch causing current to flow continuous equals ten and counter 359 initial count 
in transistor 328 when U2-18 is LO. The RC input to when going into receive equals ten. Prior to receive, 
comparator 338 inputs times the drive pulse to about counter 359 is preset to ten and US-16, at 360, to LO. 
two-thirds of the negative input duration. The topology Each data transmission from IPIP begins with ten milli- 
also causes U2-18 to go HI (turning transistors 328,345 30 seconds or more of 1.6 kHz as a preamble, described 
OFF) whenever U10-17, at 344, is grounded for an above, which is sufficient time for counter 359 to 
extended period, Le., “Carrier Inhibit” HI. achieve a constant value of 2, i.e., 1.6 kHz continuous, 
The ten turn communication coil 329, FIG. 23B, is independent of the number of random counts out of the 
driven at its center-tap allowing it to act as an autotrans- receiver comparator between the time the receive mode 
former and the voltage across the coil is normally a sine 35 started and the IPIP began subcarrier transmission. The 
wave of slightly greater than four times battery voltage clock synchronizing the above operation is at 12.8 kHz. 
(peak to peak). The extra voltage is due to the inductor Data bit value is determined by the state of US-16, at 
329 as the energy stored during the current drive adds 360, which is gated from Up/Down counter 359 using 
to the voltage available from the battery. The center tap the following logic: data goes LO when counting up- 
drive also reduces carrier waveform distortion since the 40 ward and reaching 8 or 12 and data goes HI when 
stray inductance between coil halves isolates the tuning counting down and reaching 4 or counting up and 
capacitor during current drive. The current driving the reaching 0. Thereby a minimum hysteresis of four 
coil 329 is routed to the battery through separate leads counts is generated. If no noise count occurs the count 
to minimize the cross-talk to the high-impedance, low will vary between 2 and 10 for 1.6 and 3.2 kHz input 
level, oscillators from the drive stage. The leads are run 45 respectively requiring a change of 6 counts prior to 
as a twisted pair for the same reason. Oscillators 340, changing value. 
341 are high impedance circuits requiring proper layout While the invention has been described with refer- 
and shielding to obtain optimum performance. A ence to the accompanying drawings, it is to be clearly 
“Mute” input is made available so the 48.0 kHz oscilla- understood that the invention is not to be limited to the 
tor 340 may be muted which prevents a phantom 3.2 50 particular details shown therein as obvious modifica- 
kHz subcarrier in the receiver (beat note with the 51.2 tions and substitutions may be made by those skilled in 
kHz receive oscillator). As described above, data return the art. The invention should only be construed within 
from the remote IPIP modulates the receive carrier the scope of the following claims. 
(continuous 51.2 kHz coil drive during receive opera- 
tion) by shorting out the IPIP coil at a subcarrier rate of 55 
either 1.6 or 3.2 kHz which causes a low level AM on 
the carrier which is demodulated on the negative peak 
by the detector diode 347. A lowpass filter, made up of 
coils 348,349 and capacitors 350,351 further rejects the 
51.2 kHz carrier. Low frequencies, such as power line 60 
hum and mechanical modulation due to movement, are 
eliminated by capacitor 352, then by the differential 
drive to the comparator 356 comprising capacitors 353, 
354 and their associated resistors. The resulting band- 
bass is roughly from 1000 to 5000 Hz. Resistor 355 65 
provides a vernier correction of the DC offset. Compar- 
ator 356 uses both DC and AC positive feedback to 
provide hysteresis and reject high frequency noise. The 
What we claim is: 
1. A communications link for communicating with a 
programmable medical device adapted to be biologi- 
cally implanted in a living body, comprising: 
an internal receiver located in said programmable 
medical device; 
an external transmitter adapted to be located extra- 
corporeal to said living body; 
means for establishing an inductive field between said 
external transmitter and said internal receiver; 
a modulation means, incorporated in said external 
transmitter, for frequency shift keying said induc- 
tive field and for superimposing bit marks on said 
inductive field, so as to transmit digitally formatted 
information; 
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a bit mark detection means, incorporated within said 
internal receiver, for detecting said bit marks in 
said inductive field; 
a limiter and zero crossing detector means, incorpo- 
rated within said internal receiver, for detecting 
the zero crossing of the inductive field; 
a digital discriminating means, connected in associa- 
tion with said bit mark detection means and said 
limiter and zero crossing detector means, for 
counting the number of zero crossings of said in- 
ductive field for a preset interval after said bit mark 
to establish the frequency of the inductive field, 
wherein said frequency indicates the received bi- 
nary digit. 
2. A communications link, as recited in claim 1, 
wherein said means for establishing said inductive field 
between said internal receiver and said external trans- 
mitter comprises: 
a first inductive coil provided in association with said 
external transmitter; and 
a second inductive coil operably coupled to said in- 
ternal receiver wherein said inductive field is estab- 
lished between said first inductive coil and said 
second inductive coil. 
3. A communications link, as recited in claim 2, fur- 
means for generating a first frequency to represent a 
first binary digit; 
means for generating a second frequency to represent 
a second binary digit; and 
means for selectively modulating said inductive field 
by selectively driving said first inductive coil in 
said external transmitter at said first frequency or at 
said second frequency resulting in a selectively 
modulated inductive field. 
ther comprising: 
4. A communications link, as recited in claim 3, 
wherein said digital discriminating means comprises a 
first counter with gate duration set by a clock and 
a second counter, and wherein said first binary 
digit is associated with a first total zero crossing 
count for said preset interval and said second bi- 
nary digit is associated with a second total zero 
crossing count for said preset interval. 
5. A communications link, as recited in claim 4, fur- 
ther comprising means for selectively transmitting at 
least two channels of data over said inductive field, one 
channel having a slower data rate than the other, and 
each of said channels is digitally formatted at a different 
digital bit length, wherein the time lapse between bit 
marks establishes the digital bit length. 
6. A communications link, as recited in claim 5 
wherein said digital discriminating means further 
comprises a means for distinguishing between each 
of said channels based upon the time between bit 
marks. 
7. A communications link, as recited in claim 6, 
wherein said means for distinguishing between channels 
comprises a plurality of discriminators, each of said 
discriminators is associated with a particular one of said 
channels and wherein said discriminator associated with 
the slower channel selectively identifies only digital bits 
having a bit length associated with said slower channel. 
8. A communications link, as recited in claim 2, fur- 
ther comprising: 
an internal transmitter adapted to be located in said 
programmable medical device and operably cou- 
pled to said second inductive coil, said internal 
transmitter comprising: 
JL 
a coherent modulation means, for coherently gen- 
erating two subcarrier frequencies and for 
switching, in accordance with digitally format- 
ted information, between said two subcarrier 
frequencies during coherent waveform transi- 
tions of said two subcarrier frequencies, 
an impedance reflection means, operably con- 
trolled by said coherent modulation means, for 
selectively changing the reflective impedance of 
said second inductive coil in accordance with 
subcarrier frequencies selected by said coherent 
modulation means, thereby changing the impe- 
dance value of said inductive field, 
an external receiver means operably connected to 
said first inductive coil for detecting changes in the 
impedance value of said inductive field, caused by 
said impedance reflection means. 
9. A communications link, as recited in claim 8, 
means for generating a first subcarrier frequency to 
represent a first binary digit; 
means for generating a second subcarrier frequency 
to represent a second binary digit; and wherein said 
impedance reflection means selectively modulates 
said inductive field by said first subcamer fre- 
quency or by said second subcarrier frequency, 
thereby producing a selectively amplitude modu- 
lated inductive field. 
10. A communications link, as recited in claim 9 
wherein said coherent modulation means further com- 
prises: 
means for continuously driving said inductive coil in 
said external receiver at a selected constant fre- 
35 quency. 
11. A communications link as recited in claim 9, 
wherein said impedance reflection means comprises 
means for electrically shorting said second inductive 
coil. 
12. A communications link, as recited in claim 9, 
wherein said external receiver means further comprises: 
means for coherently detecting said selectively ampli- 
tude modulated inductive field; and 
means for discriminating between said selectively 
amplitude modulated inductive field caused by said 
first subcarrier frequency and said second subcar- 
rier frequency. 
13. A communications link, as recited in claim 1, 
wherein said modulation means further includes means 
14. A communications link, as recited in claim 12, 
means for establishing frequency lock between said 
internal transmitter and said external receiver; and 
means for establishing bit phase lock between said 
internal transmitter and said external receiver. 
15. A communications link, as recited in claim 14, 
further comprising a means for verifying the establish- 
60 ment of an inductive communications link comprising: 
means for determining the existence of said frequency 
lock and said bit phase lock; and 
means for generating a signal indicating said fre- 
quency lock and said bit phase lock whereby said 
65 establishment of said inductive communications 
link is verified. 
16. A communications link, as recited in claim 1, 
further comprising: 
5 
10 
l 5  
2o wherein said coherent modulation means comprises: 
25 
30 
40 
45 
50 fon generating an amplitude modulated bit mark. 
further comprising: 
55 
33 
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means for generating power in said internal receiver 
and said internal transmitter from said inductive 
field; and 
means for inhibiting said transmitting digitally for- 5 
matted information to and from said programmable 
medical device until said generated power achieves 
a preselected value. 
17. A communications link, as recited in claim 16, 10 
wherein said internal transmitter further comprises 
means for transmitting a status of said programmable 
medical device. 
18. A communications link, as recited in claim 17, 
wherein said internal transmitter further includes means 
for transmitting stored data to said external receiver. 
19. A communications link, as recited in claim 4, 
wherein said first counter is a ripple counter. 
20. A communications link, as recited in claim 4, 
wherein said clock includes a tuning fork crystal for 
high precision. * * * * *  
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